

1/3 AD-A177 974 NL UNCLASSIFIED







## AUTOMATED TESTING AND FAULT ISOLATION OF A LOW FREQUENCY ANALOG CIRCUIT CARD ASSEMBLY

Submitted by: // // // // Nichael Payid Billion

A Thesis Approved on

September 17, 1986

Date

by the Following Reading and Examination Committee:

Thesis Director, Darrel L. Chenoweth

Thomas G. Kelly, External Member

Joseph D. Cole

- Navy

This document has been as a reved for public telegree and sale, do distribution is unlimited.


íí

#### **ACKNOWLEDGEMENTS**

The author wishes to thank Mr. Tom G. Kelly for serving as an external Thesis committee member at the Naval Ordnance Station in Louisville, Kentucky, from which this project was made possible. Special thanks are also offered to Dr. Darrel Chenoweth for his support of this thesis.

The author also extends special thanks to Dr. Joseph Cole, Dr. Larry Tyler, Dr. Peter Aronhime, Captain Joseph A. Krawtz, and Mrs. Ellie Mills for serving on his thesis committee and providing extra support and guidance, respectively.

The author's warmest gratitude is offered to his parents and his wife for their love and support throughout this thesis project.





#### **ABSTRACT**

This thesis describes the automated testing and fault isolation which is performed on a Circuit Card Assembly (CCA) used in a complex naval weapons system. The automated testing is performed using a Hewlett Packard 9826 computer and IEEE-488 bus compatible equipment which comprise the Test Set known as the TE304. A complete circuit analysis of the CCA being tested is included in this thesis as well as program descriptions of the Acceptance Test Program and the Fault Isolation Program. Also included in this thesis is background information on the TE304 Automated Test Set, the equipment which make it up, and the software which is used to control it. This thesis was made possible through a U. S. Navy contract between the University of Louisville Electrical Engineering Department and the Naval Ordnance Station in Louisville.

TABLE OF CONTENTS	Pá	age
APPROVAL PAGE		ii
ACKNOWLEDGEMENTS		iii
ABSTRACT		i 🗸
TABLE OF CONTENTS	,	<b>~</b>
LIST OF TABLES		i×
LIST OF ILLUSTRATIONS	>	×
I. INTRODUCTION		l
II. INSTRUMENTATION AND HARDWARE		4
A. TE304 Automated Test Set		4
B. Interface Adapter Hardware		6
III. CIRCUIT ANALYSIS		13
A. Continuity Tests		13
B. Current Demand		13
C. Voltage Regulator Circuit (TIM)		14
D. AC and DC Gain Tests  1. VBMT DC Gain  2. VBMT AC Ripple Gain (1 Hz)  3. VBMT AC Ripple Gain (10 Hz)  4. VBMT AC Ripple Gain (1 Hz)  5. IFKT DC Gain  6. IFKT AC Ripple Gain (1 Hz)  7. IFKT AC Ripple Gain (10 Hz)  8. IFKT AC Ripple Gain (1 Hz)  9. IFMT DC Gain  10. IFMT AC Ripple Gain (1 Hz)  11. IFMT AC Ripple Gain (1 Hz)  12. IFMT AC Ripple Gain (1 Hz)		15 16 18 19 21 22 24 25 26 27 29 30
E. DC Threshold Test	•••	32 32 36 41 44

		5. IFMH Threshold Input Voltage	49
	F.	IFKL TTL Output Tests	52 52 53
	G.	Full Power CDC(-) and FPD Logic	54
	н.	5 Minute and 250 Msec Timers  1. U1 Timer Circuit  2. P2-11/35 Input Circuit  3. Q7/Q8 Circuit	56 56 58 58 59
	Ι.	20 Second Timer	63 63 65
	J.	1.5 Second Timer	66 69
	к.	Power On Sequence Logic	72 72 73 76 78
IV.	ACCEPT	ANCE TEST PROGRAM DESCRIPTION	81
	Α.	Program Header and Initial Conditions	81
	8.	Patchbox Identification Check	82
	С.	Continuity Tests	83
	D.	Current Demand Tests	84
	ε.	Patchbox Circuit Check	85
	F.	TIM Reference Voltage	85
	G.	AC/DC Gain Tests	87
	н.	DC Threshold Tests	88
	1.	TTL Output Tests	89
	J.	Full Power CDC/FPD Logic Test	89
	κ.	Power On Sequence Logic Test Part 1	90
	L.	5 Minute and 250 msec Timers	92
	м.	1.5 Second Timer Test	93

	N.	Power On Sequence Logic Fest Part 2	95
	ο.	20 Second Timer Test	95
V. F	AULT	ISOLATION TEST PROGRAM DESCRIPTION	97
	Α.	Overview	97
	в.	Voltage Regulator Circuit	99
	С.	VBMT, IFKT, and IFMT Op Amp Cicuits	100
	Ο.	Comparator Circuits	102
	Ε.	Full Power CDC/FPD Logic Circuits	104
	F.	Power on Sequence Logic Tests	106
	G.	Ul Timer Circuit	107
	н.	U2 Timer Circuit	109
	1.	U3 Timer Circuit	110
	J.	U25 Timer Circuit	1 1 1
	ĸ.	P2-11/35 Input Circuit	112
	L.	Q7-Q8 Transistor Circuit	113
	М.	P2-12 Output Circuit	114
	N.	P2-1 Input Circuit	115
	ο.	P2-13 Output Circuit	116
	۲.	P2-37/38 Output Circuit	118
	Q.	Flip Flop Circuit	119
	R.	Pulse Train Input Test	120
	5.	Patchbox Adapter Circuit	121
CONCLUSIO	SNC.	• • • • • • • • • • • • • • • • • • • •	123
BIBLIOGRA	APHY		124
APPENDIX	Α.	ACCEPTANCE TEST REQUIREMENTS	126
APPENDIX	в.	FAULT ISOLATION TEST REQUIREMENTS	137
APPENDIX	С.	SCHEMATIC DIAGRAMS OF THE CCA	147

APPENDIX D.	PATCHBOX WIRING	LAYOUT AND ADAPTER CIRCUIT	173
APPENDIX E.	FAULT ISOLATION	FLOWCHARTS	178
APPENDIX F.	ACCEPTANCE TEST	PROGRAM	202
APPENDIX G.	FAULT ISOLATION	PROGRAM	214
VITA			262

		LIST OF TABLES	Page
TABLE	ī	TE304 EQUIPMENT LIST AND SPECIFICATIONS	g
TABLE	11	FLIP FLOP CIRCUIT TRUTH TABLE	77
TABLE	111	FLIP FLOP CIRCUIT, P2-13 OUTPUT CIRCUIT, AND CONTROLLING INPUTS TRUTH TABLE	77
TABLE	ΙV	P2-37/38 OUTPUTS CIRCUIT TRUTH TABLE	79
TABLE	٧	PATCHBOX ADAPTER CIRCUIT TEST DESCRIPTIONS	86
TABLE	V I	PATCHBOX JUMPER WIRE LIST	174

# LIST OF ILLUSTRATIONS

FIGURE	P	age
1	VBMH Comparator Triggering Window	34
2	IFKL Comparator Triggering Window	39
3	IFKH Comparator Triggering Window	43
4	IFML Comparator Triggering Window	47
5	IFMH Comparator Triggering Window	51
6	555 Timer Block Diagram	61
7	Test Series 31000 Timing Diagram	62
8	The Voltage At Node 2	68
9	A Portion of the Flip Flop Circuit	75
10	A Portion of the Flip Flop Circuit	75
11	CCA Schematic Part 1	148
12	CCA Schematic Part 2	149
13	CCA Parts Layout	150
14	Computer Generated Parts Layout (Quadrant 1) .	151
15	Computer Generated Parts Layout (Quadrant 2) .	152
16	Computer Generated Parts Layout (Quadrant 3) .	153
17	Computer Generated Parts Layout (Quadrant 4) .	154
18	Voltage Regulator Circuit	155
19	VBMT Op Amp Circuit	156
20	VBMH Comparator Circuit	157
21	IFKT Op Amp Circuit	158
22	IFKL Comparator Circuit	159
23	IFKH Comparator Circuit	160

FIGURE	F	<sup>o</sup> aga
24	IFKL TTL Output Circuit	161
25	IFMT Op Amp Circuit	162
26	IFML Comparator Circuit	163
27	IFMH Comparator Circuit	164
28	Full Power CDC/FPD Logic Circuits	165
29	Ul Timer and P2-11/35 Input Circuits	166
30	U2 Timer and Q7/Q8 Transistor Circuits	167
3 1	U3 Timer and P2-12 Output Circuits	168
32	U25 Timer Circuit	169
33	Flip Flop and P2-1 Input Circuits	170
34	P2-13 Output Circuit	171
35	P2-37/38 Outputs Circuit	172
36	Patchbor Adapter Circuit	177
37	Voltage Regulator Circuit FI Flowchart	179
38	VBMT Op Amp Circuit FI Flowchart	180
39	VBMH Comparator Circuit FI Flowchart	181
40	IFKT Op Amp Circuit FI Flowchart	182
41	IFKL and IFKH Comparator Circuits FI Flowchart	183
42	IFMT Op Amp Circuit FI Flowchart	185
43	IFML and IFMH Comparator Circuits FI Flowchart	186
44	Full Power CDC/FPD Logic Circuits FI Flowchart	188
45	Ul Timer Circuit Fl Flowchart	190
46	U2 Timer Circuit FI Flowchart	191
47	U3 Timer Circuit FI Flowchart	192
48	1125 Timer Circuit El Flowchart	103

age	F	FIGURE
194	P2-11/35 Inputs Circuit FI Flowchart	49
195	Q7/Q8 Transistor Circuit FI Flowchart	50
196	P2-12 Output Circuit F1 Flowchart	51
197	P2-1 Input Circuit FI Flowchart	52
198	P2-13 Output Circuit FI Flowchart	53
199	P2-37/38 Outputs Circuit FI Flowchart	54
200	Flip Flop Circuit Fl Flowchart	55
201	U24 Input Pulse FI Flowchart	56

#### I. INTRODUCTION

The purpose of this thesis is to develop software and hardware needed for automated testing and fault isolation of an analog circuit card assembly (CCA) which is used in a complex naval weapons system. The automated testing is accomplished using a Hewlett Packard 9826 desktop computer and various other electronic instrumentation which is controlled via the IEEE-488 interface bus. The U.S. Naval Ordnance Station in Louisville, Kentucky, (NOSL) has been involved with maintenance and overhaul of many types of weapons systems. The system from which this circuit card came contains some 80 analog circuit cards which are tested and repaired individually by the Production Engineering department at NOSL. The work for this thesis project has been made possible through a contract awarded to the University of Louisville Speed Scientific School by the NOSL.

Test Requirements (TR) for each CCA are set forth by the Naval Sea Systems Command (NAVSEA) and are known as the Acceptance Test for that CCA. The Acceptance Test TR for the circuit card used in this thesis is contained in APPENDIX A. These Acceptance Tests are performed on a number of Test Equipment Sets (TE) depending on what type of circuit card is being tested: low frequency analog, digital,

high power, or high frequency analog. Before any testing of the CCA's can be performed, a complete circuit analysis of the CCA must be accomplished. Schematic diagrams of the CCA to be tested are contained in APPENDIX C.

A hardware interface which is needed as a communication link between the CCA and the TE is designed next and built into a patchbox which is part of the TE. This interface hardware consists primarily of patchcords which are plugged into the patchbox and provide the necessary connections, by means of a switching matrix, between the instrumentation and the circuit card. Some adapter circuitry is also used in the patchbox which aids in performing certain types of tests that the instrumentation cannot perform directly. The schematic layout of the patchbox and adapter circuit can be found in APPENDIX D.

The writing of the software needed to perform the Acceptance Test and if any failures occur, the Fault Isolation Test, is the last task to be accomplished. This software uses subprograms, which have been developed as part of the TE operating system, to control the different instrumentation on the IEEE-488 interface bus. The language used for the HP 9826 computer is HP Basic 3.0 which is a high level operating system incorporating different aspects of BASIC, FORTRAN, and PASCAL. Because the TE used for this project is highly automated, very little operator intervention is needed during testing of the CCA. Fault

developing the software for the Fault Isolation Test (FI).

A complete listing of the Acceptance and Fault Isolation

Test Programs is contained in APPENDIX F and G, respectively.

The completion of this project and the other Circuit Card Assemblies is a key part in the goals of the Production Engineering department at the NOSL. Prior work performed by University of Louisville students in this area follow basically the same procedures that were mentioned above. The TE's used in these projects were not totally automated and required much operator intervention which increased both productivity time and the possibility of mistakes. The software needed for the Acceptance and Fault Isolation Test of this project was developed on a new, aimost totally automated TE, TE304, which was developed and built by NOSL Production Engineering in 1985. All future testing of analog CCA's will be done on this new system which will both speed up production and produce a higher-quality product.

#### II. INSTRUMENTATION AND HARDWARE

#### A. TE304 Automated Test Set

NOSL has been testing and repairing the analog circuit card assemblies (CCA) since 1982. Early Fault Isolation TE's were comprised of limited stimulus and measurement equipment and used a cumbersome patchcord jumper box which had to be operated manually. These systems were nicknamed the "Benchtops" because the operator actually sat at a bench while performing the tests on the CCA's. A Hewlett Packard 9826 desktop computer was the controlling device for these systems, but due to a primitive software system, was limited in setting up the equipment and taking readings. No switching matrix was available to interface the CCA to the equipment. The equipment and interfacing circuits had to be connected to the CCA through the patchcord jumper box using numerous banana-jack patchcords. The software written for the CCA acceptance and fault isolation tests would instruct the operator when and where to connect these patchcords. This type of system slowed down production rates and also increased the possibility of operator errors.

The TE8009 is an automated test set built by a major defense contractor which is also the main supplier of the CCA's. This test set is used for running the Acceptance

Test on low frequency analog CCA's as were the Benchtop TE's. However, the contractor does not provide any software for fault isolation tests on the CCA's; this was the main reason for developing the Benchtop program. The TE8009 was both extremely expensive and complicated due to a vast amount of custom hardware that was used in the test set. Very little of the equipment in the TE8009 was "off the shelf" equipment which made repair or replacement difficult.

The engineers who made up the Benchtop program have since designed and built a new almost totally automated test set which is now called the TE304 at a fraction of the cost it took to build the TE8009. This test set uses primarily Hewlett Packard equipment and equipment which is IEEE-488 bus compatible, all of which are "off the shelf". The controlling device is again the HP9826 desktop computer; however, a completely new array of software has been developed. It consists of an operating system, subprograms which make it easy to set up the equipment and take measurements, and various other programs and subprograms used by the TE304. The equipment which makes up the TE304 and the performance specifications for each are listed in TABLE I.

The software which was developed for the TE304 was a tremendous improvement over earlier systems. Subprograms were written which made it possible to set up the equipment and take measurements by using one subprogram call

statement. By changing the parameter list in the call statements, it is possible to configure the equipment in any number of operating modes. Because the programmer no longer has to use the long and complicated instrument command strings, writing and debugging CCA test software was made much easier. Software was also developed for system use by the Test Set operator. This software created a standardized method of running CCA tests, recording the data, and also helped perform TE maintenance and calibration checks.

# B. Interface Adapter Hardware

As mentioned in the previous section, the TE304 uses a Patchbox and Switching Matrix to provide the proper connections between the CCA connector pins and the test equipment. However some circuitry is required to interface the signals between the CCA and the TE. This hardware is built onto a small wire-wrapped plug board and mounted in the Patchbox. Because the TE's are very versatile, little interface circuitry is needed. Only four load resistors are required for the CCA done in this thesis; the other required pullup resistors are supplied by the Digital Read Cards in the HP Multiprogrammer. The only other circuitry needed is a single 7408 quad AND gate which is used to protect the Digital Write Card from receiving any damaging voltages due to a bad CCA. One gate on this AND chip is used to control the triggering on one of the CCA's 555 timers. A noise

suppression capacitor is added across the IC power supply leads for protection. A complete schematic of the interface adapter circuit along with the physical layout of the Patchbox is contained in APPENDIX D.

The remaining interface hardware consists of many patchcords that are permanently plugged into the Patchbox. These jumpers connect the TE and CCA signals to the matrix points or directly to the CCA as in the case of the power supplies. The connections are fairly arbitrary as long as the equipment needed for a certain test can be connected to the CCA through the Switching Matrix. For a board of this size however, this requires careful planning of the wire layout and efficient use of equipment. Two additional resistors are added to the Patchbox between the Measurement Matrix points 98, 99, and 100 for use as a software patchbox identification check which is run at the beginning of each test.

The Stimulus Matrix ( $20 \times 60$  matrix points) is most useful for general connections of stimulus and measurement equipment to the CCA. Most of the TE is connected to the 20 lines of one side of the matrix while the many CCA pins and test points are connected to the 60 lines on the other side of the matrix. Additional measurements are made by using the Measurement Matrix ( $4 \times 100$ ). The four lines on one side of this matrix (A, B, C, and D) are connected to the Hi, Low, Sense Hi, and Sense Low inputs of the HP3497

Digital Multimeter. The Coaxial Matrix ( $16 \times 20$ ) is needed for CCA pins that are of coaxial output or input and for stimuli that is of higher frequency. A complete list of the patchbox jumpers is contained in APPENDIX D.

#### TABLE I

#### TE304 EQUIPMENT LIST AND DESCRIPTIONS

### STIMULUS EQUIPMENT

- A. HP 3325A Function Generator

  - 2. square wave: 0.000001 Hz to 109999999.9 Hz
  - 3. triangle wave : 0.000001 Hz to 10999.9 Hz
  - 4. pos./neg. ramp : 0.000001 Hz to 10999.9 Hz
  - frequency resolution : 1 uHz for freq<100kHz</li>
     1 mHz for freq>100kHz
  - 6. frequency accuracy: +/- 5x10-6 of value
  - 7. amplitude range: 4 mVpp to 40 Vpp @ +/- 2%
- B. HP 8116A Pulse/Function Generator
  - 1. frequency range : 1 mHz to 50 MHz
  - 2. frequency accuracy : 1 mHz-99.9 kHz +/- 3% 100 kHz-50 MHz +/- 5%
  - 3. duty cycle (sine, triangle, square) range: 10% to 90% (1 mHz to 999 kHz) 20% to 80% (1 MHz to 9.99 MHz)
  - 4. pulse width: 10 ns to 999 ms +/- 5%
  - 5. amplitude range : 7.95 Vdc @ +/- 0.5%
- C. HP 8112A Pulse Generator
  - 1. frequency range : 1 Hz to 50 MHz
  - 2. pulse period : 20 ns to 950 ms @ +/- 5%
  - 3. delay steps : 75 ns to 950 ms @ +/- 5%
  - 4. double pulse : 20 ns to 950 ms @ +/- 5%
  - 5. width : 10 ns to 950 ms @ +/- 5%
  - 6. duty cycle: 1% to 99% @ +/- 10%
  - 7. amplitude range : 0.2 to 32 Vdc @+/-3%
- D. Elgenco 602A Gaussian Noise Generator
  - ranges: 20 kHz, 500 kHz, 5 MHz
     @ I dB, 2.5 dB, and 2.5 dB
  - 2. amplitude range: 0 to 5 Vrms
  - 3. output impedance: 900 ohms +/- 10%
- E. ILC Data SR-460 Synchro/Resolver Simulator
  - 1. angular range: 0 35).9 deg resol. .01 deg
  - 2. accuracy: +/-.01 deg open, +/-.03 deg w/ load
  - 3. signal output : 11.8, 26, or 90 Vac
  - 4. reference : 26 or 115 Vac @ +/- 3%

### TABLE I (continued)

- F. Zi Tech 9811 Programmable Resistance Unit
  - 1. resistance range : 1 ohm to 1.5 Megohm
  - 2. accuracy : 0.1 %
  - 3. resolution: 1 ohm
  - 4. power rating : | Watt
- G. HP 69321B Digital to Analog Output Card
  - 1. used with HP 6940B Multiprogrammer
  - 2. amplitude range : -10.24 to 10.235 Vdc, +/-5 mv
  - 3. step range : 5 mVdc
- H. HP 69331B Digital Output Card
  - 1. used with HP 6940B Multiprogrammer
  - 2. TTL low output: 0 to 0.4 Vdc
  - 3. TTL high output : 4.75 to 5.25 Vdc
  - 4. max. current sink : 40 mA
  - 5. 12 separate outputs
- I. HP 69332A Open Collector Output Card
  - 1. used with HP 6940B Multiprogrammer
  - 2. low output: 0 to .7 Vdc
  - 3. high output: +30 Vdc max.
  - 4. max. current sink : 40 mA
  - 5. 12 separate outputs

### Measurement Equipment

- A. HP 1980B Oscilloscope
  - 1. bandwigth: 100 MHz
  - 2. sweep delay: 0 to 9.9 sec., resol. 5 digits
  - 3. timebase: 5 ns/div to 1 sec/div, @ 3 digits
- B. HP 5335A Frequency Counter
  - 1. range : DC to 100 MHz
  - additional functions: period, time AB, pulse width, duty cycle, slew rate, phase AB, tot. A
- C. HP 3457A Digital Multimeter
  - 1. DC voltage range : 30 mV to 300 V
  - 2. AC voltage range: 30 mV to 300 V
  - 3. resistance range : 3 ohm to 3 Gohm
  - 4. DC current: 300 mA to 1.5 A
  - 5. AC current: 30 mA to 1 A
- D. HP 69431A Digital Input Card
  - 1. used with HP 6940AB Multiprogrammer
  - 2. low input: 0 to .8 Vdc
  - 3. high input : 2 to 5 Vdc
  - 4. max. current sink : 6 mA
  - 5. 12 separate inputs

### TABLE I (continued)

- E. HP 69422A Analog to Digital Input Card
  - 1. used with HP 6940B Multiprogrammer
  - 2. input ranges :  $+/-10 \, \text{Vdc}$ ,  $+/-1 \, \text{Vdc}$ ,  $+/-100 \, \text{mVdc}$
  - 3. input resolution: 5 mV, 500 uV, 50 uV
  - 4. output resolution: 12 bits

## Power Equipment

- A. HP 6034A DC Power Supply (6)
  - 1. voltage range : 0 to 60 Vdc
  - 2. current range : 0 to 10 A
  - resolution : voltage-15 mV, current-2.5 mA
- B. Kepco PRM 28-7 28 Volt Power Supply
  - 1. voltage: 28 Vdc
  - 2. current: 7 A

# Accessory Equipment

- A. Quantum Data CAT2000 Automatic Screwdriver
  - 1. backlash : none
  - 2. torque : 0 to 15 ounces inches
  - 3. step : 12,800 steps/revolution
  - 4. velocity: 2 to 1800 degrees/second

## A.D. Data Inc. MC56-111583C Switching System

- A. Switching Control Unit
  - 1. ANSI/IEEE standard 488-1978 compatible
  - 2. one IEEE-488 address
  - 3. independent control of each sub matrix
- B. Measurement Matrix
  - 1.  $4 \times 100$  configuration
  - 2. signals < 1 MHz
- C. Stimulus Matrix
  - 1.  $20 \times 60$  configuration
  - 2. signals < 1 MHz
- D. Coaxial Matrix
  - 1.  $20 \times 16$  configuration
  - 2. signals < 50 MHz
- E. Relay Specifications
  - 1. reed contacts
  - 2. initial contact resistance : < .11 ohms
  - 3. end life contact resistance : < .31 ohms
  - 4. life expectancy : > 10 million (rated load)
  - 5. DC breakdown : 200 Vdc

## TABLE I (continued)

- 6. maximum current: 0.5 A
- 7. maximum voltage 200 Vdc

# Control Hardware

- A. HP 9826 Computer
  - 1. 2 additional HP 98256A 256K RAM cards
  - 2. I additional HP 98624A IEEE-488 Bus card
  - 3. 7 inch CRT
  - 4. 5.25 inch flexible disc drive
  - 5. keyboard : ASCII character set, numeric keypad, ten softkeys
  - 6. 68000 16 bit processor
- B. HP 9133L Winchester Disc Drive
  - 1. memory range : 40 Megabyte
  - 2. ANSI/IEEE-488 compatible
  - 3. 3.5 inch double density micro floppy disc drive
- C. HP 2934A/W Printer
  - dot matrix printer
  - 2. ANSI/IEEE-488 compatible
  - 3. 200 characters per second (bi-directional)

#### III. CIRCUIT ANALYSIS

### A. Continuity Tests

There are 16 continuity tests performed on the CCA during the Acceptance Test. All but two of these tests simply check continuity between two CCA connector pins which are tied together by wire lands on the circuit board. The other two tests measure 12 kohm identification resistors which are mounted between two connector pins on the CCA.

The only circuit analysis needed for this series of tests consists of analyzing the CCA wire lands and/or the two identification resistors for defects. During the Fault Isolation Program the TE operator is instructed to have the resistors replaced if they fail. The tolerances set forth by the TR allowed for these measurements are: I ohm maximum for the wire lands and plus or minus I kohm for the two resistors.

## B. Current Demand

The CCA being tested here requires three DC power supplies: a 28-volt source, a 5-volt source, and a -5-volt source. The amount of current drawn from each of these power supplies varies according to what state of the many logic circuits on the CCA. Analysis needed to determine the total amounts of current drawn from each supply would

this project. For the purposes of this CCA and the tolerances set forth by the Naval Sea Systems Command (NAVSEA) in the TR, the current drawn from each supply was determined from nominal readings taken from several good CCA's. The maximum allowable currents are approximately 10% higher than these nominal readings and are 230 mA for the 20 volt supply, 450 mA for the 5 volt supply, and 60 mA for the -5 volt supply.

# C. Voltage Regulator Circuit (TIM)

Test number 20010 is the first test measurement to be made once the power has been applied to the CCA. This measurement is taken from a 5.1 volt zener diode, VR16, which is part of the voltage regulator circuit shown in FIGURE 18 of APPENDIX C. This circuit provides several reference voltages for other circuits on the CCA such as the comparator circuits.

A constant current of approximately 5 mA is maintained by the transistor Q41 which determines the reference voltages across the resistor branch of R150, R151, R153, and R154. The 5.1 volt zener diode vR16 maintains the voltage at CCA connector pin P2-27 which is where the measurement for test number 20010 is taken. The tolerances allowed for this reading by the TR are plus or minus 30% which is too high for this circuit. The normal tolerances

for a zener of this type, as shown in any standard data book, are plus or minus 20%. The actual voltage readings taken at the various reference points in the circuit are given on the schematic and are accurate for a 5 mA current flowing through the resistor branch mentioned above.

## D. AC and DC Gain Tests

### 1. Test Number 21010 : VBMT DC Gain

The circuit for this test is shown in FIGURE 19 located in APPENDIX C. U21 is a 747 operational amplifier IC which is used as a Lossy Integrator and/or a Low Pass Filter. This test simply checks the DC gain of the amplifier using an input voltage of 12.5 volts DC. The voltage at the non-inverting input (pin 6) can be found using the formula for the voltage divider network consisting of R133, R134, the 5.1 vdc source, and the 12.5 vdc input voltage.

$$V(+) = [12.5(R134)+5.1(R133)]/[R133+R134]$$

$$= [(12.5*15000)+(5.1*150000)]/[15000+150000]$$

$$= 5.77 \text{ vdc.}$$

Because this test only involves DC analysis, the capacitors in the circuit can be ignored. The output voltage of U21 (pin 10) can be obtained directly from the standard op-amp equation used for a non-inverting amplifier.

vo = v(+)[1+(R131/R132)] = 5.77\*[1+(15/150)] = 6.35 vdc,

If the output voltage at connector pin P2-26 is referenced to connector pin P2-27 which is at a potential of 5.1 vdc, the output voltage measured at connector pin P2-26 will be 6.35 - 5.10 = 1.25 vdc. This is true because there is no voltage drop across R130 or R160. The DC Gain of the circuit can be obtained by simply dividing the output voltage by the input voltage.

# 2. Test Number 21020 : VBMT AC Ripple Gain (1 Hz)

This test uses the same circuit as in test number 21010. The schematic is shown in FIGURE 19 of APPENDIX C. Here the circuit is tested for the AC ripple gain using an input of 1 Hz at 4 volts peak to peak. The input is applied to connector pin P2-2 referenced to P2-3. The voltage at the non-inverting input (pin 6) can be obtained using the voltage divider rule as follows.

v(+) = (5.1\*R133)/(R133+R134)= (5.1\*150)/(150+15)= 4.64 vdc.

The DC output voltage can be calculated using the equation for a non-inverting op-amp.

Vo(DC) = Vin (1+R131/R132) = 4.64(1+15/150) = 5.1 vdc.

The feedback impedance, Z2, of the op-amp consists of R131 in parallel with C14. The equivalent impedance at a frequency of 1 Hz is calculated next.

$$Z2 = (R131//C14) = [15000//(1/10E-6s)]$$

$$= (15000/10E-6s)/(15000+1/10E-6s)$$

$$= 15000/(0.15s+1).$$
(1)

Let 
$$s = jw = j(2*77*F)$$
  
=  $j(2*3.14*1)$   
=  $j6.28$ .

Then 
$$Z2 = 15000/(0.15*j6.28+1)$$
  
=  $15000/(1+j0.942)$ ,

|Z2| = 15000/|(1+j0.942)|= 15000/1.374 = 10920 ohms.

The output of the op-amp is obtained next by using the standard op-amp equation for an inverting amplifier.

> AC Gain = Vo/Vin = (-0.0726Vin)/Vin = -0.0726.

# 3. Test Number 21030 : VBMT AC Ripple Gain (10 Hz)

This test is identical to the previous test (number 21020) with the input frequency changed to 10 Hz instead of 1 Hz. Using equation number 1, the new feedback impedance, Z2, can be calculated at a frequency of 10 Hz.

Z2 = 15000/(0.15s+1)= j62.83. where s = jw = j(2\* $\pi$ 7\*10). Z2 = 15000/(0.15\*j62.83+!)= 15000/(1+j9.425).

{Z2} = 15000/{(1+j9.425)}
= 15000/9.478
= 1583 ohms.

The output voltage can now be recalculated using this impedance. The DC voltages are the same as in test number 21020.

Vo = -Vin(Z2/Z1) = -Vin(1583/150000) = -Vin(0.0106),

AC Gain = Vo/Vin = -0.0106.

# 4. Test Number 21040 : VBMT AC Ripple Cain (1 Hz)

Test number 21040 is a repeat of test number 21020 with the input signal reversed. The schematic is shown in FIGURE 19, located in Appendix C. The magnitude of the signal is still 4 volts peak-to-peak. The analysis for this test is somewhat different from that of the previous tests. Because the input signal (SIG. A) is applied to connector pin P2-3 and referenced to connector pin P2-2, the op-amp

acts as a non-inverting amplifier. The AC voltage at the non-inverting input of the op-amp (pin 6) must be found using the voltage divider rule. The 5.1 vdc source at node C on the schematic is assumed to be a ground for AC analysis.

Let Z3 = R134//C15= R131//C14 = Z2 (feedback impedance) = 15k//10uF = 10.92 kohms @ 1 Hz. (calculated in test #21020 above)

> V(+) = Vin(Z3)/(R133+Z3) = (Vin\*10920)/(150000+10920) = 0.0679 Vin.

The AC output at pin 10 of the op-amp can now be found using the standard op-amp equation for the non-inverting mode. The AC gain can be obtained by then dividing the output voltage by the input voltage. The DC voltages are the same as in test number 21020.

Vo = V(+)(1+Z2/Z1) = Vin(0.0679)(1+10.92/150) = 0.0726 Vin.

AC Gain = Vo/Vin = 0.0726.

# 5. Test Number 21200 : IFKT De Gain

The circuit for this test is shown in FIGURE 21 located in APPENDIX C. U20 is a 747 operational amplifier which is used as a Lossy Integrator and/or a Low Pass Filter. This test simply checks the DC gain of the amplifier using an input voltage of 1.5 volts DC. The voltage at the non-inverting input (pin 6) can be found using the formula for the voltage divider network consisting of R122, R123, the 5.1 vdc source, and the 1.5 vdc input voltage.

$$V(+) = [1.5(R123)+5.1(R122)]/[R122+R123]$$

$$= [(1.5*118000)+(5.1*59000)]/[59000+118000]$$

$$= 2.70 \text{ vdc.}$$

Because this test only involves DC analysis, the capacitors in the circuit can be ignored. The output voltage of U20 (pin 10) can be obtained directly from the standard op-amp equation used for a non-inverting amplifier.

$$Vo = V(+)[1+(R120/R121)]$$

$$= 2.70*[1+(118/59)]$$

$$= 8.10 \text{ vdc.}$$

If the output voltage at connector pin P2-4 is referenced to connector pin P2-27 which is at a potential of 5.1 vdc, the output voltage measured at connector pin P2-4

will be 8.10 - 5.10 = 3.00 vdc. This is true because there is no voltage drop across RII9 or RI60. The Du Gain or the circuit can be obtained by simply dividing the output voltage by the input voltage.

DC Gain = 
$$Vo/Vin = 3.00/1.50$$
  
= 2.0.

# 6. Test Number 21210 : IFKT AC Ripple Gain (1 Hz)

This test uses the same circuit as in test number 21200. The schematic is shown in FIGURE 21, located in APPENDIX C. Here, the circuit is tested for the AC ripple gain using an input of 1 Hz at 4 volts peak to peak. The input is applied to connector pin P2-28 referenced to P2-29. The voltage at the non-inverting input (pin 6) can be obtained using the voltage divider rule as follows.

$$V(+) = (5.1*R122)/(R122+R123)$$

$$= (5.1*59)/(118+59)$$

$$= 1.70 \text{ vdc},$$

The DC output of the op-amp due to this voltage can be obtained using the equation for a non-inverting op-amp.

$$Vo(DC) = V(+)[1+R120/R121]$$
  
= 1.7(1+118/59) = 5.1 vdc.

The feedback impedance, 22, of the op-amp consists or RLO in parallel with 012. The equivalent impedance at a frequency of 1 Hz is calculated below.

$$Z2 = (R120//C12) = [118000//(1/10E-6s)]$$

$$= (118000/10E-6s)/(118000+1/10E-6s)$$

$$= 118000/(1.18s+1).$$
(2)

Let 
$$s = jw = j(2*17*F)$$
  
=  $j(2*3.14*1)$   
=  $j6.28$ .

$$Z2 = 118000/(1.18*j6.28+1)$$
  
=  $118000/(1+j7.410)$ ,

$$|Z2| = |118000/|(1+j7.410)|$$
  
= |118000/7.480  
= |15770 ohms.

The output of the op-amp is obtained next by using the standard op-amp equation for an inverting amplifier.

AC Gain = vo/vin= (-0.267Vin)/Vin= -0.267.

## 7. Test Number 21220 : IFKT AC Ripple Gain (10 Hz)

This test is identical to the previous test (number 21210) with the input frequency changed to 10 Hz instead of 1 Hz. This changes the equivalent resistance of the feedback circuit Z2.

From equation 2: Z2 = 118000/(1.18s+1)where s = jw = j(2\*77\*10) = j62.83. Z2 = 118000/(1.18\*j62.83+1) = 118000/(1+j74.14). |Z2| = 1180'0/|(1+j74.14)| = 118000/74.15 = 1590 ohms.

The output voltage can now be recalculated using this impedance as follows. The DC voltages are the same as in test number 21210.

vo = -Vin(Z2/Z1)= -Vin(1590/59000)= -Vin(0.0269)AC Gain = Vo/Vin = -0.0269.

## 8. Test Number 21230 : IFKT AC Ripple Gain (1 Hz)

Test number 21230 is a repeat of test number 21210 with the input signal reversed. The schematic is shown in FIGURE 21 located in APPENDIX C. The magnitude of the signal is still 4 volts peak to peak. The analysis for this test is somewhat different from that of the previous tests. Because the input signal (SIG. A) is applied to connector pin P2-29 and referenced to connector pin P2-28, the op-amp acts as a non-inverting amplifier. The AC voltage at the non-inverting input of the op-amp (pin 6) must be found using the voltage divider rule. The 5.1 vdc source at node C is assumed to be ground for AC analysis.

Let Z3 = R123//C13= R120//C12 = Z2 (feedback impedance) = 118k//10uF = 15.77 kohms @ 1 Hz. (calculated in test #21210 above)

V(+) = Vin(Z3)/(R133+Z3) = (Vin\*15770)/(59000+15770) = 0.2109 Vin, The AC output at pin 10 of the op-amp can now be found using the standard op-amp equation for the non-inverting mode. The AC gain can be obtained by then dividing the output voltage by the input voltage. The DC voltages are the same as in test number 21210.

Vo = V(+)(1+Z2/Z1) = Vin(0.2109)(1+15.77/59) = 0.2670 Vin.

AC Gain = Vo / Vin = 0.2670.

## 9. Test Number 21400 : IFMT DC Gain

The circuit for this test is shown in FIGURE 25 located in APPENDIX C. U22 is a 747 operational amplifier which is used as a Lossy Integrator and/or a Low Pass Filter. This test simply checks the DC gain of the amplifier using an input voltage of 1.5 volts DC. The voltage at the non-inverting input (pin 6) can be found using the formula for the voltage divider network consisting of R107, R108, the 5.1 vdc source, and the 1.5 vdc input voltage.

V(+) = [1.5(R108)+5.1(R107)]/[R108+R107] = [(1.5\*105000)+(5.1\*59000)]/[59000+105000] = 2.80 vdc. Because this test only involves DC analysis, the capacitors in the circuit can be ignored. The output voltage of U22 (pin 10) can be obtained directly from the standard op-amp equation used for a non-inverting amplifier.

$$Vo = V(+)[1+(R105/R106)]$$

$$= 2.80*[1+(105/59)]$$

$$= 7.77 \text{ vdc}.$$

If the output voltage at connector pin P2-31 is referenced to connector pin P2-27 which is at a potential of 5.1 vdc, the output voltage measured at connector pin P2-31 will be 7.77 - 5.10 = 2.67 vdc. This is true because there is no voltage drop across R104 or R160. The DC Gain of the circuit can be obtained by simply dividing the output voltage by the input voltage.

DC Gain = 
$$Vo/Vin \approx 2.67/1.50$$
  
= 1.78.

# 10. Test Number 21410 : IFMT AC Ripple Gain (1 Hz)

This test uses the same circuit as in test number 21400. The schematic is shown in FIGURE 25, located in APPENDIX C. Here the circuit is tested for the AC ripple gain using an input of 1 Hz at 4 volts peak-to-peak. The

input is applied to connector pin P2-30 referenced to P2-5. The voltage at the non-inverting input (pin 6) can be obtained using the voltage divider rule as follows.

$$V(+) = (5.1*R107)/(R107+R108)$$
$$= (5.1*59)/(105+59)$$
$$= 1.84 vdc.$$

The DC output of the op-amp due to this voltage can be obtained using the equation for a non-inverting op-amp.

$$Vo(DC) = V(+)[1+R105/R106]$$
  
= 1.84(1+105/59)  
= 5.1 vdc.

The feedback impedance, Z2, of the op-amp consists of R105 in parallel with C10. The equivalent impedance at a frequency of 1 Hz is calculated below.

$$Z2 = (R105//C10) = [105000/(1/10E-6s)]$$

$$= (105000/10E-6s)/(105000+1/10E-6s)$$

$$= 105000/(1.05s+1).$$
(3)

Let 
$$s = jw = j(2*77*F)$$
  
=  $j(2*3.14*!)$   
=  $j6.28$ .

Z2 = 105000/(1.05\*j6.28+1)= 105000/(1+j6.597).

|Z2| = 105000/|(1+j6.957)|= 105000/6.673 = 15.7 kohms.

The output of the op-amp is obtained next by using the standard op-amp equation for an inverting amplifier.

Vo = -Vin(Z2/Z1) = -Vin(15.70/59) = -Vin(0.266).Vin is the input signal "A"

AC Gain = Vo/Vin = (-0.266\*Vin)/Vin = -0.266\*

## 11. Test Number 21420 : IFMT AC Ripple Gain (10 Hz)

This test is identical to the previous test (number 21410) with the input frequency changed to 10 Hz instead of 1 Hz. This changes the equivalent resistance of the feedback circuit Z2.

From equation 3: Z2 = 105000/(1.05s+1)where s = jw = j(2\*77\*10) = j62.83. Z2 = 105000/(1.05\*j62.83+1) = 105000/(1+j65.97). |Z2| = 105000/(1+j65.97)| = 105000/65.98 = 1590 ohms.

The output voltage can now be recalculated using this impedance as follows. The DC voltages are the same as in test number 21410.

Vo = -Vin(Z2/Z1) = -Vin(1590/59000) = -Vin(0.0269),

AC Gain = Vo/Vin = -0.0269.

## 12. Test Number 21430 : IFMT AC Ripple Gain (1 Hz)

Test number 21430 is a repeat of test number 21410 with the input signal reversed. The schematic is shown in FIGURE 25, located in APPENDIX C. The magnitude of the signal is still 4 volts peak-to-peak. The analysis for this test is somewhat different from that of the previous tests.

Because the input signal (SIG. A) is applied to connector pin P2-5 and referenced to connector pin P2-30, the op-amp acts as a non-inverting amplifier. The AC voltage at the non-inverting input of the op-amp (pin 6) must be found using the voltage divider rule. The 5.1 vdc source at node C is assumed to be ground for AC analysis.

Let Z3 = R108//C11= R105//C10 = Z2 (feedback impedance) = 105k//10uF = 15.70 kohms @ 1 Hz. (calculated in test #21410 above)

V(+) = Vin(Z3)/(R107+Z3)= (Vin\*15.7)/(59+15.7)= 0.210 Vin.

The AC output at pin 10 of the op-amp can now be found using the standard op-amp equation for the non-inverting mode. The AC gain can be obtained by then dividing the output voltage by the input voltage. The DC voltages are the same as in test number 21410.

Vo = V(+)(1+Z2/Z1)

= Vin(0.210)(1+15.7/59)

= 0.266 Vin.

AC Gain = Vo/Vin = 0.266.

## E. DC Threshold Tests

## 1. Test Number 21050 : VBMH Threshold Input Voltage

The circuit for this test is shown in FIGURE 20, located in APPENDIX C. The output of op-amp U21 (pin 10), which was tested previously, is connected to the inverting input of U21 (pin 1). This half of U21 acts as a comparator. The input voltage is applied to connector pin P2-2 referenced to P2-3 and is decremented in 10 mvdc steps starting with -5.0 vdc until the output of the comparator switches logic states. The output of the comparator is connected to an opto-isolator Q39 which directly controls the TTL output at connector pin P1-48. The output voltage swing of the op-amp U21 can be calculated using the sum of the inverting and non-inverting gain equations for op-amps.

Output voltage due to inverting input (pin 7):

$$Vo+ = -Vin*(R131/R132) = -Vin*(15/150)$$

= -0.1 Vin where -9.0 < Vin < -5.0.

Output voltage due to non-inverting input (pin 6):

Vo- = V(+)\*(1+R131/R132)

= [(5.1\*R133)/(R133+R134)]\*[1+R133/R132]

= [(5.1\*150)/(150+15)]\*[1+15/150]

= 5.1 vdc

Total output voltage at pin 10: Vo = (Vo+)+(Vo-) = 5.1-0.1\*Vin.

The comparator works like a Schmitt trigger. When the voltage at the inverting input is greater than the voltage at the non-inverting input, then the cutput is approximately equal to -Vcc (0 vdc). Otherwise the output is approximately equal to +Vcc (26 vdc, see schematic). The voltage at the non-inverting input is controlled by the 5.78 vdc source at node H and the output voltage at pin 12. The voltage divider rule can be used to obtain this voltage.

$$V(+) \approx [(5.78*R137)+(Vo*R136)]/[R136+R137]$$

$$= [(5.78*2200)+(Vo*10)]/[2200+10]$$

$$= 5.754+(Vo/221).$$

For Vo = 0 vdc : 
$$V(+)$$
 = 5.754 vdc  $V(-) > V(+)$ .  
Vo = 26 vdc :  $V(+)$  = 5.871 vdc  $V(-) < V(+)$ .

This difference in the V(+) voltage levels creates a window for threshold voltages to fall into. In other words, if the output voltage of the comparator is 0 vdc then the trigger voltage needed at pin 1 will be 5.754 vdc. When the output voltage is 26 vdc, then the trigger level will be 5.871 vdc. FIGURE 1 illustrates these results using arrows




FIGURE - 1 VBMH Comparator Triggering Window

to indicate the direction in which the voltage  $V(\mbox{--})$  is either falling or rising.

When V(-) is 0 vdc the output of the comparator is approximately 26 vdc. When V(-) increases, the output will swing to 0 vdc at V(-) equal to 5.871 vdc. When V(-) starts to decrease from this point, it must reach 5.754 vdc for the output to swing high again.

The voltage at V(-) (pin 1) is equal to the output voltage of the op-amp due to the fact that approximately no current flows into the input of an op-amp so no voltage drop occurs across R135. This voltage is obtained from the equation derived above for the output of the op-amp (pin 10). The input voltage at connector pin P2-2 ranges from -5.0 vdc to -9.0 vdc.

$$V(-) = Vo = 5.1-0.1 Vin.$$

For Vin = 
$$-5.0$$
: Vo =  $5.6$  vdc  
Vin =  $-9.0$ : Vo =  $6.0$  vdc  
Step size =  $0.1*10$  mv = 1 mvdc.

Therefore, V(-) increments from 5.6 vdc to 6.0 vdc in 1 mvdc steps. Since the initial voltage of V(-) is less than that of V(+), the output voltage at pin 12 will be approximately 26 vdc and the trigger voltage will be 5.871 vdc. By working backwards with the above output equation

for Vo, the threshold voltage needed to cause the comparator to switch states can be obtained.

Vo = 5.1-0.1 Vin 5.871 = 5.1-0.1 Vin Vin = (5.1-5.871)/0.1= -7.7 vdc.

The output of the comparator directly controls the TTL output at connector pin P1-48. The initial state of the comparator is high which causes Q39 to be turned on. This causes P1-48 to be shorted to ground and a TTL logic 0 will be measured. When the threshold voltage is reached and the comparator switches to a low state, Q39 will turn off. The pullup resistor R139 will then cause P1-48 to be at 5 vdc or TTL logic 1.

#### 2. Test Number 21240 : IFKL Threshold Input Voltage

The circuit for this test is shown in FIGURE 22, located in APPENDIX C. The output of op-amp U20 (pin 10), which was tested previously, is connected to the inverting input of U20 (pin 1). This half of U20 acts as a comparator. The input voltage is applied to connector pin P2-29 referenced to P2-28 and is incremented in 10 mvdc steps, starting with 0.0 vdc until the output of the comparator switches logic states. The output of the comparator is connected to an opto-isolator Q38 which

directly controls the TTL output at connector pin PI-47.

The output voltage swing of the op-amp U20 can be calculated using the non-inverting gain equation for op-amps.

Output voltage due to non-inverting input (pin 6):

Vo- = V(+)\*(1+R120/R121)

= [(5.1\*R122)+(Vin\*R123)]/[R122+R122]

\*(1+R120/R121)

= [(5.1\*59)+(Vin\*118)]/[118+59]\*(1+118/59)

= (0.667\*Vin+1.7)\*(3)

= 5.1+2\*Vin.

The comparator works like a Schmitt trigger. When the voltage at the inverting input is greater than the voltage at the non-inverting input, then the output is approximately equal to -Vcc (0 vdc). Otherwise, the output is approximately equal to +Vcc (26 vdc, see schematic). The voltage at the non-inverting input is controlled by the 6.67 vdc source at node G and the output voltage at pin 12. The voltage divider rule can be used to obtain this voltage.

V(+) = [(6.67\*R127)+(Vo\*R126)]/[R126+R127]= [(6.67\*2200)+(Vo\*10)]/[2200+10]= 6.64+(Vo/221).

For vo = 0 vdc :  $V(+) \approx 6.640$  vdc  $V(-) \times V(+)$ . vo = 26 vdc : V(+) = 6.758 vdc  $V(-) \times V(+)$ .

This difference in the V(+) voltage levels creates a window for threshold voltages to fall into. In other words, if the output voltage of the comparator is 0 vdc, then the trigger voltage needed at pin 1 will be 6.640 vdc. When the output voltage is 26 vdc, then the trigger level will be 6.758 vdc. FIGURE 2 illustrates these results using arrows to indicate the direction in which the voltage V(-) is either falling or rising.

When V(-) is 0 vdc, the output of the comparator is approximately 26 vdc. When V(-) increases, the output will swing to 0 vdc at V(-) equal to 6.758 vdc. When V(-) starts to decrease from this point, it must reach 6.640 vdc for the output to swing high again.

The voltage at V(-) (pin 1) is equal to the output voltage of the op-amp due to the fact that approximately no current flows into the input of an op-amp so no voltage drop occurs across R125. This voltage is obtained from the equation derived above for the output of the op-amp (pin 10). The input voltage at connector pin P2-29 ranges from 0.0 vdc to 1.0 vdc.




FIGURE 2 - IFKL Comparator Triggering Window

V(-) = Vo = 5.1+2.0\*Vin.

For Vin = 0.0 : Vo = 5.1 vdcVin = 1.0 : Vo = 8.1 vdc

Step size =  $2.0 \times 10 \text{ mV} = 20 \text{ mvdc}$ .

Therefore, V(-) increments from 5.1 vdc to 8.1 vdc in 20 mvdc steps. Since the initial voltage of V(-) is less than that of V(+), the output voltage at pin 12 will be approximately 26 vdc and the trigger voltage will be 6.758 vdc. By working backwards with the above output equation for Vo, the threshold voltage needed to cause the comparator to switch states can be obtained.

Vo = 5.1+2.0\*Vin 6.758 = 5.1+2.0\*Vin. Vin = (6.758-5.1)/2.0 = 0.829 vdc.

The output of the comparator directly controls the TTL output at connector pin P1-47. The initial state of the comparator is high which causes Q38 to be turned on. This causes P1-47 to be shorted to ground and a TTL logic 0 will be measured. When the threshold voltage is reached and the comparator switches to a low state Q38 will turn off. The pullup resistor R128 will then cause P1-47 to be at 5 vdc or TTL logic 1.

## 3. Test Number 21250 : IFKH Threshold Input Voltage

The circuit schematic for this test is shown in FIGURE 23, located in APPENDIX C. The op-amp U20 used in the previous test is used here also as the first stage of this test. The results from the above analysis are shown below.

Vo(pin 10) = 5.1+2\*Vin.

The second stage of the circuit consists of U22 which is used as a comparator or a Schmitt trigger. When the voltage at the inverting input is greater than the voltage at the non-inverting input, then the output is approximately equal to -Vcc (0 vdc). Otherwise, the output is approximately equal to +Vcc (26 vdc, see schematic). The voltage at the inverting input (pin 1) is controlled by zener diode VR17 which holds the voltage at 18 volts. The voltage at the non-inverting input is controlled by the output of the first stage op-amp and the output voltage at pin 12. The voltage divider rule can be used to obtain this voltage.

V(+) = [(Vin\*R117)+(Vo\*R116)]/[R116+R117] = [(Vin\*1800)+(Vo\*10)]/[1800+10] = 0.994\*Vin+Vo/181.

Note. V(+) = pin 2; Vo = pin 12; Vin = pin 10.

The switching voltage for the comparator is at v(+) equal to 18 vdc. By setting the above equation to this value, and by setting Vo to either  $\hat{v}$  or 26 vdc, the window values for the input trigger voltages can be obtained.

Vo=0: 18 = 0.994\*Vin+0/181 Vin = 18.1 vdc.

Vo=26: 18 = 0.994\*Vin+26/181 Vin = 17.96 vdc.

This difference in the Vin voltage levels creates a window for threshold voltages to fall into. In other words, if the output voltage of the comparator is 0 vdc, then the trigger voltage needed at pin 10 will be 18.10 vdc. When the output voltage is 26 vdc, then the trigger level will be 17.96 vdc. FIGURE 3 illustrates these results using arrows to indicate the direction in which the voltage  $V(\sim)$  is either falling or rising.

The initial voltage input is 3.0 volts which corresponds to an output voltage of 11.1 volts at pin 10 of U20 (see above equation). By looking at the equation obtained for V(+) at pin 2 of the comparator, it can be seen that initially V(-) will be greater than V(+) which causes the output at pin 12 to be low or approximately 0 volts. The trigger voltage needed at pin 10 or U20 is therefore 18.1 vdc (see above). By working backwards with the output equation derived for U20, the threshold voltage needed at P2-29 can be calculated.




FIGURE - 3 IFKH Comparator Triggering Window

18.1 = 2.0\*Vin+5.1 Vin = (18.1-5.1)/2 = 6.5 vdc,

The output of the comparator directly controls the TTL output at connector pin P1-22. The initial state of the comparator is low, which causes opto-isolator Q37 to be turned off. This causes P1-22 to be pulled up by R118 to +5 vdc or logic 1. When the threshold voltage at P2-29 reaches 6.5 vdc, the comparator switches states and Q37 turns on. This causes P1-22 to be shorted to ground and a logic 0 will be measured.

## 4. Test Number 21440 : IFML Threshold Input Voltage

The circuit for this test is shown in FIGURE 26, located in APPENDIX C. The output of op-amp U22 (pin 10), which was tested previously, is connected to the inverting input of U23 (pin 1). This half of U23 acts as a comparator. The input voltage is applied to connector pin P2-30 referenced to P2-5 and is decremented in 10 mvdc steps starting with 0.0 vdc until the output of the comparator switches logic states. The output of the comparator is connected to an opto-isolator Q36 which directly controls the TTL output at connector pin P1-45. The output voltage swing of the op-amp U22 can be calculated using the sum of the non-inverting and the inverting gain equations for

op-amps.

Voltage at non-inverting input (pin 6): V(+) ≈ 5.1(R107)/(R107+R108) ≈ 5.1(59)/(59+105) ≈ 1.835 vdc.

Output voltage due to input voltage and V(+):
 Vo = V(+)(1+R105/R106)-Vin(R105/R106)
 = 1.835(1+105/59)-Vin(105/59)
 = 5.1-1.78\*Vin
 where -1.3 < Vin < 0.0 step size is 10 mv.</pre>

The comparator works like a Schmitt trigger. When the voltage at the inverting input is greater than the voltage at the non-inverting input, then the output is approximately equal to -Vcc (0 vdc). Otherwise the output is approximately equal to +Vcc (26 vdc, see schematic). The voltage at the non-inverting input is controlled by the 6.67 vdc source at node F and the output voltage at pin 12. The voltage divider rule can be used to obtain this voltage.

V(+) = [(6.67\*R111)+(Vo\*R110)]/[R110+R111]= [(6.67\*2200)+(Vo\*10)]/[2200+10]= 6.64+(Vo/221).

For Vo = 0 vdc : V(+) = 6.640 vdc  $V(-) \rightarrow V(+)$ . Vo = 26 vdc : V(+)  $\approx$  6.758 vdc  $V(-) \leftarrow V(+)$ .

This difference in the V(+) voltage levels creates a window for threshold voltages to fall into. In other words, if the output voltage of the comparator is 0 vdc, then the trigger voltage needed at pin 1 will be 6.640 vdc. When the output voltage is 26 vdc, then the trigger level will be 6.758 vdc. FIGURE 4 illustrates these results using arrows to indicate the direction in which the voltage V(-) is either falling or rising.

When V(-) is 0 vdc, the output of the comparator is approximately 26 vdc. When V(-) increases, the output will swing to 0 vdc at V(-) equal to 6.758 vdc. When V(-) starts to decrease from this point, it must reach 6.640 vdc for the output to swing high again.

The voltage at V(-) (pin 1) is equal to the output voltage of the op-amp due to the fact that approximately no current flows into the input of an op-amp so no voltage drop occurs across R109. This voltage is obtained from the equation derived above for the output of the op-amp (pin 10). The input voltage at connector pin P2-30 ranges from 0.0 vdc to -1.3 vdc.




FIGURE - 4 IFML Comparator Triggering Window

V(-) = Vo = 5.1-1.78 vin

For Vin = 0.0 : Vo = 5.1 vdcVin = -1.3 : Vo = 7.41 vdc.

Step size = 1.78\*10 mv = 17.8 mvdc.

Therefore, V(-) increments from 5.1 vdc to 7.41 vdc in 17.8 mvdc steps. Since the initial voltage of V(-) is less than that of V(+), the output voltage at pin 12 will be approximately 26 vdc and the trigger voltage will be 6.758 vdc. By working backwards with the above output equation for  $V_0$ , the threshold voltage needed to cause the comparator to switch states can be obtained.

Vo = 5.1-1.78\*Vin 6.758 = 5.1-1.78\*VinVin = -(6.758-5.1)/1.78= -0.933 vdc

The output of the comparator directly controls the TTL output at connector pin P1-45. The initial state of the comparator is high which causes opto-isolator Q36 to be turned on. This causes P1-45 to be shorted to ground and a TTL logic 0 will be measured. When the threshold voltage is reached and the comparator switches to a low state, Q36 will

turn off. The pullup resistor RII3 will then cause PI-45 to be at 5 vdc or TTL logic 1.

## 5. Test Number 21450 : IFMH Threshold Input Voltage

The circuit schematic for this test is shown in FIGURE 27, located in APPENDIX C. The op-amp U22 used in the previous test is used here also as the first stage of this test. The results from the above analysis are shown below.

Vo(pin 10) = 5.1-1.78\*Vin.

The second stage of the circuit consist of U23 which is used as a comparator or a Schmitt trigger. When the voltage at the inverting input is greater than the voltage at the non-inverting input, then the output is approximately equal to -Vcc (0 vdc). Otherwise the output is approximately equal to +Vcc (26 vdc, see schematic). The voltage at the inverting input is connected to 10.2 volts through the voltage regulator. The voltage at the non-inverting input (pin 6) is controlled by the output of the first stage op-amp and the output voltage at pin 10. The voltage divider rule can be used to obtain this voltage.

V(+) = [(Vin\*R101)+(Vo\*R1102]/[R101+R102] = [(Vin\*2000)+(Vo\*10)]/[2000+10] = 0.995\*Vin+Vo/201.

Note: V(+) = pin 2; Vo = pin 12; Vin = pin 10,

The switching voltage for the comparator is at V(+) equal to 10.2 vdc. By setting the above equation to this value, and by setting Vo to either 0 or 26 vdc, the window values for the input trigger voltages can be obtained.

Vo=26: 10.2 = 0.995\*Vin+26/201 Vin = 10.12 vdc.

This difference in the Vin voltage levels creates a window for threshold voltages to fall into. In other words, if the output voltage of the comparator is 0 vdc, then the trigger voltage needed at pin 10 will be 10.25 vdc. When the output voltage is 26, vdc then the trigger level will be 10.12 vdc. FIGURE 5 illustrates these results using arrows to indicate the direction in which the voltage V(-) is either falling or rising.

The initial voltage input is -1.0 volts which corresponds to an output voltage of 6.88 volts at pin 10 of U22 (see above equation). By looking at the equation obtained for V(+) at pin 6 of the comparator, it can be seen that initially V(-) will be greater than V(+) which causes the output at pin 10 to be low or approximately 0 volts. The trigger voltage needed at pin 10 of U22 is therefore




FIGURE - 5 IFMH Comparator Triggering Window

10.25 vdc (see above). By working backwards with the output equation derived for U22, the threshold voltage needed at P2-30 can be calculated.

10.25 = 5.1-1.78\*Vin Vin = -(10.25-5.1)/1.78 = -2.89 vdc.

The output of the comparator directly controls the TTL output at connector pin P1-46. The initial state of the comparator is low which causes opto-isolator Q35 to be turned off. This causes P1-46 to be pulled up by R100 to +5 vdc or TTL logic 1. When the threshold voltage at P2-30 reaches -2.89 vdc, the comparator switches states and Q35 turns on. This causes P1-46 to be shorted to ground and a TTL logic 0 will be measured.

## F. IFKL TTL Output Tests

#### 1. Test Number 21260 : IFKL TTL Output

This test uses the same circuit used in test number 21240 and is reproduced in FIGURE 24, located in APPENDIX C. The circuit analysis is exactly identical to that of test number 21240 with the exception that the input voltage is not incremented. Because this is simply a TTL output test, the input voltage remains a constant which is 0 volts in

this case. The output equation derived for op-amp U20 is used below to obtain the output at pin 10.

Vo(pin 10) = 5.1+2.0\*Vin where Vin = 0 vdc = 5.1 vdc.

The trigger voltages obtained for the comparator U20 where 6.64 and 6.76 volts which are both greater than 5.1 volts. This means that the voltage at the non-inverting input of the comparator will be greater than the voltage at the inverting input. The output of the comparator at pin 12 will then be approximately 26 volts causing the opto-isolator Q38 to be turned on. The connector pin P2-47 will be shorted to ground and measure a TTL logic 0.

## 2. Test Number 21270 : IFKL TTL Output

This test uses the same circuit used in test number 21240 and 21260 and is reproduced in Figure 21270, located in APPENDIX C. The circuit analysis is exactly identical to that of test number 21240, with the exception that the input voltage is not incremented and connector pin P2-6 is connected to a 28 vdc power source. In the previous tests, P2-6 had been left open. Because this is simply a TTL output test, the input voltage remains a constant which is 0 volts in this case. The output equation derived for op-amp U20 is used below to obtain the output at pin 10.

Vo(pin 10) = 5.1+2.0\*Vin where Vin = 0 vdc = 5.1 vdc.

The voltage seen at the non-inverting input (pin 1) of the comparator is not however 5.1 volts. Due to P2-6 being at a potential of 28 volts, the voltage divider rule must be used to obtain this voltage.

V(-) = [28(R125)+5.1(R124)]/[R124+R125] = [28(33)+5.1(120)]/[120+33] = 10.04 vdc.

The trigger voltages obtained for the comparator U20 where 6.64 and 6.76 volts which are both less than 5.1 volts. This means that the voltage at the non-inverting input of the comparator will be less than the voltage at the inverting input. The output of the comparator at pin 12 will then be approximately 0 volts causing the opto-isolator Q38 to be turned off. The connector pin P2-47 will be pulled up to +5 vdc by R128 and measure a TTL logic 1.

## G. Full Power CDC(-) and FPD Logic Test (30010)

This series of tests has three parts as shown in the Test Requirement Document. The schematic diagram for this circuit is shown in FIGURE 28, contained in APPENDIX C. The input at connector pin P2-39 is an open collector input and

the outputs P2-41 and P2-15 are TTL logic level outputs. Each output has its own independent circuit. The output P2-41 is controlled by the 5-volt power supply and P2-15 is controlled by the 5-volt power supply and the open collector input P2-39. A separate 5-volt power supply is used for the pullup resistors which are needed for the P2-15 and P2-41 output pins. The two opto-isolators Q26 and Q23 act only as switches as do the 2N2222A transistors Q24 and Q25.

The analysis for the P2-41 output pin is as follows. As long as the 5-volt DC power supply is on, Q26 will be on which turns Q25 on also. This causes P2-41 to be shorted to ground and a TTL logic 0 to be measured. When the 5-volt DC power supply is turned off for test 3, Q26 and Q25 turn off and the 1-kohm pull-up resistor forces P2-41 to 5 volts DC or TTL logic 1.

The P2-15 output pin operates in much the same manner as the P2-41 output pin. This circuit is almost identical to the previous one, except that pin 7 of Q23 is connected to P2-39 instead of straight to ground. As long us the 5 volt DC power supply is on and P2-39 is grounded, Q23 will turn on turning Q24 on also. This causes the output P2-15 to be shorted to ground and a TTL logic 0 to be measured. If the 5 volt DC power supply is removed or the input P2-39 opened up, Q23 and Q24 will turn off. the output P2-15 will be forced to 5 volts by the 1-kohm pull-up resistor and a TTL logic 1 will be measured.

## H. 5 Minute and 250 MSEC Timer Tests (31010-31020)

The next few tests deal with timer circuits which incorporate a military equivalent to the popular NE555 timer. Two timers, U1 and U2 are tested here simultaneously because the output of timer U1 triggers the timer U2. The schematics for these tests are shown in FIGURES 29 and 30, located in APPENDIX C. To begin, the timers must be initialized, or in other words, the timing capacitors completely discharged. This is accomplished by turning off the 28-volt power supply and grounding P2-36 for approximately one minute. This allows the timing capacitors C3 and C5 to discharge any voltage potential that may be present. Several inputs have various voltages applied to them in order to set up the correct state of certain logic circuits.

#### 1. Ul Timer Circuit

The timer U1 is controlled by the open collector input P2-36 and operates as a one-shot. AS long as this input is grounded, the timing capacitor C3 is held discharged through the series R5, CR1, R3, and CR2 to ground and the series R4 and CR2 to ground. Opto-isolator number Q5 is on as long as the 28-volt power supply is present. Because the trigger and threshold voltages of the timer are approximately 0 volts which are less than NE555 requirement of 1/3 Vcc, the output at pin 3 is set high at approximately

15 volts DC. The normal configuration for a 555 one-shot would allow the timing capacitor to start charging at this time, but in this case it is still held discharged until P2-36 is opened up. When this happens, the voltage across the capacitor C3 starts to increase exponentially for a period of 1.1RC where R is the sum of R3 and R4 and C is equal to C3. This equation can be found in any linear data book which covers the 555 timer. At the end of this time period at which the voltage is equal to 2/3 Vcc, the internal comparator resets the flip-flop and drives the output low. The time it takes the output to go low is calculated below.

T1 = 1.1\*(R3+R4)\*C3 = 1.1\*(10E3+6.8E6)\*40E-6= 300 seconds for R3=10 kohms

= 324 seconds for R3=560 kohms.

To sum up the above analysis, the voltage at label I on FIGURE 29 will initially be at approximately 15 volts minus the drop across the diode CR8. When the input P2-36 is opened up, the timer starts and drives the output at pin 3 low 300 to 324 seconds later (referred to as the nominal 315 seconds from here on). Label I is continued on FIGURE 30 where it is connected to the emitter of Q7. The voltage on the base of this transistor is set by the voltage divider network of R25 and R26. The straight voltage divider rule

yields a voltage of 10 volts DC which means that the voltage at the emitter must be greater than 10 plus 0.7 (the voltage drop across the base-emitter junction) for the transistor to turn on. During the 315 seconds that the U1 timer output is high, this transistor will be turned on since the output voltage of the timer is approximately 15 volts. This affects two circuits, the U2 Timer Circuit and the Q7/Q8 Transistor Circuit.

## 2. P2-11/35 Input Circuit

When the connector pin P2-11 has a TTL logic 0 applied to it, the opto-isolator Q6 is turned on. This grounds the anode side of diode CR9 forcing this input to node 1 (see schematic) to have no affect. If the P2-11 inpit pin is at a TTL logic 1 level, the opto-isolator Q6 is turned off which forces the anode side of CR9 to approximately 20 volts, ignoring the load at node 1. Connector pin P2-35 also has a TTL logic 0 applied to it in these two tests which forces the anode side of diode CR10 to approximately 0 volts. The voltage at label 1 is controlled only by the output of timer U1 for these two tests.

#### 3. Q7/Q8 Transistor Circuit

The Q7/Q8 Transistor Circuit is controlled by the 3 wire-ORed sources discussed above: the U1 timer output, the P2-11 pin, and the P2-35 pin. The wire-ORed node is labeled node 1 on the schematic. The transistor Q7 is turned on whenever the voltage at node 1 exceeds approximate / the

base voltage, which is determined by the voltage divider network of R25 and R26 or approximately 10 volts, plus the junction voltage of 0.7 volts. When the transistor Q7 is on, transistor Q8 turns on also and grounds the cathode side zener diode VR4. This causes the transistor Q3 to turn off and the output connector P2-10 will be forced to a TTL logic 1 by the 1 kohm pull-up resistor connected to 5 volts DC. After the nominal 315 seconds have elapsed and the voltage at node 1 drops below the above threshold, Q7 and Q8 turn off. The zener diode VR4 is rated at 4.7 volts so it becomes reversed biased due to the 28-volt power supply and the 2-kohm resistor R28. This reverse current through the zener turns Q3 on which shorts the output P2-10 to ground. A TTL logic 0 will then be measured.

#### 4. U2 Timer Circuit

This output pin P2-9 is controlled by the second timer U2 which also acts as a one-shot but is configured slightly different than normal. During the initial 315 seconds when the transistor Q7 is on, the transistor Q4 will be on also due to current supplied from the Q7 collector. This causes the timing capacitor to be shorted out and the threshold voltage at pin 6 to be grounded. As mentioned above, when Q7 is on, Q8 will be on also and this results in the trigger level at pin 2 to be shorted to ground. The timer is in the initial state at this time and the output set high to Vcc which is 15 volts DC (see U1 timer analysis

for typical 555 timer operation). One important change in this configuration is the fact that a 10\*kohm resistor, R14, is connected from the control voltage at pin 5 to ground. As seen in FIGURE 6 and the derivation below, this changes the control voltage level of the 555 to 1/2 Vcc instead of the normal 2/3 Vcc voltage level.

Control Voltage = 
$$CV = [Vcc(10//10)]/[5+(10//10)]$$
  
=  $Vcc(5)/(5+5) = 1/2 \ Vcc.$ 

One can see that if the 10 kohm resistor were not present, the control voltage would be 2/3 Vcc. The timing equation for the 555 with a control voltage set at 1/2 Vcc must be derived. The standard equation used for finding the voltage-time relationship in an RC network is used below.

To sum up the operation of timer U2, the output is initially high (about 15 vdc) and transistors Q4 and Q8 on. This high output is enough to turn on the transistor Q2 and ground the cathode side of zener diode VR3. Transistor Q1




FIGURE 6 - 555 Timer Block Diagram




FIGURE 7 - Test Series 31000 Timing Diagram

remains off and the output at connector pin P2-9 is forced to a TTL logic 1 by the 1-kohm pull-up resistor tied to 5 volts. After the 315-second-U1-timer has expired and Q7 turns off, Q4 and Q8 turn off, triggering U2 and allowing C5 to begin charging. After the nominal 166 milliseconds has elapsed, the output of U2 at pin 3 is driven low, turning the transistor Q2 off. The reverse current flowing through the 4.7 volt zener diode VR3, which is supplied by the 28-volt power supply, then turns Q1 on, shorting the output P2-9 to ground. A TTL logic 0 will then be measured. A timing diagram of the input P2-36 and several other nodes including the outputs P2-9 and P2-10 is shown in FIGURE 7.

## 1. 20 SECOND TIMER (32010)

This test uses the same input signals as the previous timer test in order to discharge the timing capacitors and set up the proper logic. The schematic diagram for this test is shown in FIGURE 31, located in APPENDIX C. The output at CCA pin P2-12 is used to monitor the timer U3 and the open collector input P2-36 is used again to trigger the timer. The timer U3 is the military equivalent to the NE555 timer and once again used as a one-shot.

#### 1. U3 Timer Circuit

There are two RC timing networks used in the U3 timer configuration, one for the threshold voltage and one

for the trigger voltage. The control voltage at pin 5 is set to 1/2 Vcc due to the 10 kohm resistor R45 tied to ground (see the analysis for the control voltage on the U2 Timer Circuit). The timing equation is therefore in the same form as that derived for the timer U2 above.

T1 = -(RC)Ln(1-1/2) = (0.693)RC= 0.693\*(R46+R47)\*C9 = 0.693\*2300\*10E-6= 15.25 seconds.

The second RC network is used to bring the trigger voltage up smoothly above the required 1/3 Vcc. The trigger voltage is limited by the voltage divider network of R43 and R44. Using the voltage divider rule this limiting voltage is found to be 11.35 volts which is well above 1/3 Vcc. initial state of the timer is set by grounding P2-36 and turning the power off. This allows the two timing capacitors C7 and C9 to fully discharge. When the voltage is reapplied and the input P2-36 opened up, the capacitor C7 holds the trigger voltage down for a short time, T2, which causes the timer to be triggered. The trigger voltage must however rise above the 555 requirement of 1/3 Vcc before the 15.25 seconds have elapsed or the internal flip-flop will not switch states. It can be seen by using the time-voltage equation for an RC network that 1/3 Vcc or 5 volts will be reached in about 0.4 seconds which is very adequate.

T2 = -(RC)Ln(1-Vout/Vin) = -(150E3)(4.7E-6)Ln(1-5/11.35) = 0.41 seconds.

R = R44, C = C7, Vin = 11.35 volts, Vout = 5volts.

Once the trigger voltage exceeds 1/3 Vcc, the internal comparator waits for the threshold voltage to reach 2/3 Vcc at which time the output will flip states. The output at pin 3 is initially high or approximately 15 volts. After the timer is triggered by opening up P2-36, the capacitor C9 begins to charge up until 2/3 Vcc is reached. At this time, T1, which was calculated to be 15.25 seconds, the output at pin 3 drops to approximately 0 volts.

## 2. P2-12 Output Circuit

The P2-12 Output Circuit is directly controlled by the output of the U3 timer. The schematic is included in FIGURE 31 of APPENDIX C. When the output of the timer U3 is high, the transistor Q19 turns on shorting the cathode side of zener VR9 to ground. Transistor Q20 then turns off and the reverse current flowing through the 4.7 volt zener VR5 turns the transistor Q9 on. The output P2-12 is shorted to ground through Q9 and a TTL logic 0 will be measured.

After the 15.25 second timer has expired and the output at pin 3 drops low, Q19 will turn off. The reverse

current flowing through the 4.7 volt zener VR9 will turn transistor Q20 on causing the cathode side of zener VR5 to be grounded. Transistor Q9 then turns off and the output P2-12 is forced to a TTL logic I by the I-kohm pull-up resistor. A summary of these states is shown below.

U3-pin3	Q19	Q20	Q9	P2-12	state
HIGH	ON	OFF	ON	LOGIC	0
LOW	OFF	ON	OFF	LOGIC	1

# J. 1.5 Second Timer (33010-33020)

Test number 33010 and 33020 test the performance of the 555 timer U25. The schematics for these tests include FIGURES 29, 30, and 32 which are located in APPENDIX C. Several inputs have an effect on the output at connector pin P2-44. The timer U1 which was tested in test series 31000 is used again along with input connector pins P2-11 and P2-35. These three sources control the node labeled "1" in FIGURE 29. This node is continued on FIGURE 30 and controls the Q7/Q8 Transistor Circuit with output at node 2. FIGURE 32 shows the continuation of node 2 which feeds into an opto-isolator Q44. The output from this device feeds into a NAND gate, U24, along with the input from connector pin P1-34. The output from the NAND gate is what triggers the timer U25 and controls the state of the output at P2-44.

To begin, the input P2-36 is still left open from the previous tests so that the output at pin 3 of timer UI is low or approximately 0 volts. A TTL logic 0 is also still present on the inputs P2-11 and P2-35. The combination of these three inputs cause the voltage at node I to be at approximately 0 volts. From FIGURE 30 and the Q7/Q8 Transistor Circuit analysis it is determined that a voltage level of this magnitude is not enough to turn on the transistor Q7. Because of this, the transistor Q8 cannot be turned on either and the voltage at node 2 will be approximately equal to 25.5 volts. This voltage level is obtained by isolating the components shown in FIGURE 8 and calculating the voltage at node 2.

Thevinize the right hand part:

Vth = [(28\*R169)+(27.3\*R28)]/[R169+R28] = [(28\*1.5)+(27.3\*2)]/[1.5+2] = 27.6 volts.

Zth = R169//R28 = (2\*1.5)/(2+1.5)= 857 ohms.




FIGURE 8 - The Voltage at Node 2

Now take the sum of currents:

[(27.6-V2)/857] = [(V2-4.7-.7)/(8200)]

8200(27.6-V2) = 857(V2-5.4)

V2(8200+857) = 226320+4627.8

V2 = 230947.8/9057

= 25.5 volts.

By looking at the U25 Timer Circuit, it can be seen that 25.5 volts at node 2 does not provide enough current through the opto-isolator Q44 to turn it on. Therefore the TTL logic level at pin 5 of U24 NAND gate is a 1 and remains this way throughout the test. Pin 4 of the NAND gate is connected to the input pin P1-34 which is initially a TTL logic 1 and then dropped to a TTL logic 0 five seconds later. During this test the output of the NAND gate is simply the TTL inversion of P1-34.

#### 1. U25 Timer Circuit

Timer U25 is used here as a one-shot as the others were but the configuration is somewhat more complicated. A PNP switching transistor, Q47, is used to ground the threshold input at pin 6 while the trigger input at pin 2 is connected directly to the output of the NAND gate. The initial state of the NAND gate output is TTL logic 0 which turns transistor Q47 on and forces the trigger input to a low voltage potential. The specifications for a 555 timer

reveal that the output at pin 3 will then remain in the high state. The timing equation for the U25 configuration is obtained using the time-voltage relationship for an RC network. In this case however, the emitter-collector voltage present in Q47 does not allow the timing capacitor to discharge fully. This voltage potential must be included in the equation as the initial voltage of the capacitor. The control voltage at pin 5 is again set to 1/2 Vcc by means of the 10-kohm resistor (R175) placed in parallel with C29 (see control voltage analysis for the U2 Timer Circuit).

T1 = -(RC)Ln[1-(Vout-Vce)/Vin] = -(R173)(C28)Ln[1-(Vin/2-Vce)/Vin] = -(1.5)(1)Ln(.5+Vce/5) where Vce = 0.3 vdc = 0.87 seconds.

To sum up the operation of the circuit for test number 33010, the timer output at pin 3 is initially high while the input P1-34 is held high. When P1-34 is grounded (TTL logic 0), the output of the timer is forced low approximately 0.87 seconds later. While the output of the timer is high, the transistor Q48 will be turned on providing a ground for the opto-isolator Q45. It then turns on along with the transistor Q46. The output P2-44 is then grounded and a TTL logic 0 is measured. After the 0.87 seconds have elapsed and the output of the timer drops low,

Q48, Q45, and Q46 turn off simultaneously and the output P2-44 is forced to a TTL logic 1 by the 1-kohm pull-up resistor.

The second part of this test, test number 33020, is identical to test number 33010 except for the input at P1-34. In this test the input used is a gated pulse train which is supposed to simulate the actual signal that would be present on the weapons system. This signal consists of a square TTL waveform with a pulse width of 18.5 milliseconds and a period of 684.5 milliseconds. A burst of pulses is superimposed on top of the 18.5 millisecond pulses and these burst pulses have a pulse width of 800 nanoseconds and a period of 20 microseconds. The test requirements call for this pulse to be applied to the input P1-34 for 5 seconds and then ground P1-34 measuring the time it takes the output at P2-44 to switch states.

From the above analysis it was seen that a TTL logic high at P1-34 would lock the timer U25 in the ready or high state and upon grounding of P1-34, the timer would switch states approximately 1 second later. The gated pulse train applied has a 800 nanosecond high time which is sufficient to keep the timer reset or in other words the time that the input at P1-34 is low is not enough to allow the threshold voltage across the timing capacitor to charge to 1/2 Vcc before being reset by the high pulse. As long as the circuit is working properly, this gated pulse input can be

considered a high input and the test works exactly as analyzed in the above test.

### K. POWER ON SEQUENCE LOGIC TEST (34000)

The Power On Sequence Logic Test involves ten separate tests each of which includes a set of five inputs and 14 separate outputs. The test description is laid out in a logic table on page 14 of the TR document in APPENDIX C. This series of tests involves several of the CCA circuits discussed earlier plus four additional circuits which will be analyzed in this section.

## 1. P2-1 Input Circuit

The CCA input pin P2-1 is an open collector logic type which controls a transistor/opto-isolator switching circuit. The state of this circuit has an affect on several other circuits. The schematic for this circuit can be seen in FIGURE 33, located in APPENDIX C. The one output of this circuit is taken at the collector of Q34. It is assumed that all of the comparator circuits are off for this analysis. If any of these circuits were on, the transistor Q34 would remain on constantly.

The analysis of this circuit is straight forward using simply the logical states of the transistors. When P2-1 is grounded, the base of Q43 is essentially zero and the transistor is off. Current then flows from the 27 volt source through R143, CR24, and CR23 turning the transistor

Q34 on. The optical isolator Q40 is also on but its output does not affect this circuit. When Q34 is then turned on, the collector is essentially grounded and the circuit is considered to be in the low state.

When P2-1 is released from ground, the opposite states occur. The 27 volt source is enough to reverse bias the 4.7 volt zener diode VR15 and turn the transistor Q43 on. The voltage on the collector then falls too low to keep Q34 on so it turns off. The collector of Q34 is then pulled up by the resistor R98 which is tied to the 28-volt power supply. The circuit is then considered to be in the high state.

#### 2. Flip Flop Circuit

The circuit which the author calls the Flip Flop Circuit is shown in FIGURE 33 of APPENDIX C. This circuit has two inputs labeled one and two and one output labeled node 4. Input number I turns on the transistor Q22 and input number 2 will turn on transistor Q21 but only one transistor at a time can be on.

The analysis starts by looking at the portion shown in FIGURE 9 and determining the voltages and currents assuming that the transistor Q21 is off.

$$I = (28-0.7)/(2400+18000+8200) = 0.955 \text{ mA}$$

$$Vx = 28-1*2400 = 28-0.955*2400$$

$$= 25.7 \text{ volts.}$$

The voltage Vx is the voltage at node 4 and with Q21 off and Q22 on, this voltage is approximately 25.7 volts. When Q21 is on and Q22 is off as shown in FIGURE 10, the analysis changes.

$$28-0.1 = I1(330+2400)+I2(2400)$$

$$27.9 = I1(2730)+I2(2400)$$

$$I1 = 0.0102-0.8791*I2.$$
(4)

$$28-0.7 = 11(2400)+12(2400+18000+8200)$$

$$27.3 = 11(2400)+12(28600).$$
(5)

Plug EQ. 4 into EQ. 5: 27.3 = 2400(0.102-0.8791\*12)+12(28600) = 12(26490)+24.48 12 = 0.1065 mA.

From EQ. 4: 11 = 0.102 - 0.8791(0.1065E - 3) = 10.11 mA.

Vx = 28-(11+12)2400 = 28-(10.2165)2.4= 3.5 voits.

The voltage at node 4 when Q21 is on and Q22 is off is therefore approximately 3.5 volts and the circuit is considered to be in the low state. A fruth table for the




FIGURE 9 - A Portion of the Flip Flop Circuit




FIGURE 10 - A Portion of the Flip Flop Circuit

operation of the Flip Flop Circuit is shown in TABLE 2. A truth table showing the operation of the Flip Flop Circuit along with the conditions which control it and the P2-13 Output Circuit is shown in TABLE 3.

#### 3. P2-13 Output Circuit

As seen on the schematic diagram shown in FIGURE 34 of APPENDIX C, the CCA output pin P2-13 is controlled by three sources: the P2-35 input pin, the P2-1 Input Circuit just discussed, and the output from the U3 Timer Circuit. These three sources are wire-ORed together by the diodes CR12, CR11, and CR14. When any of the three sources are in the high state, the transistors Q17 and Q16 turn on. The transistor Q17 turns on whenever the voltage at the emitter exceeds the base voltage, determined by R38 and R39 to be 10 volts, plus the base-emmitter voltage of about 0.7 volts. The cathode side of the 4.7 volt zener diode VR6 is then grounded and Q15 turns off. The output at pin P2-13 is then pulled high by the 1-kohm pullup resistor and a TTL logic 1 would then be measured.

All three sources must be in the low state in order for Q16 and Q17 to be off. When this state occurs, the current supplied by the 28 volt power supply through R63 and the zener VR6, which is now reversed biased, is enough to turn on transistor Q15. The output pin P2-13 is then shorted to ground resulting in a TTL logic O.

TABLE II

TRUTH TABLE FOR THE FLIP FLOP CIRCUIT

INPUT	_l	1_	INPUT	2	11	OUTPUT NODE 4
0		1	0			NO CHANGE
0		ŀ	1		11	LOW
1		į	0		11	H [ GH
1		!	1		1 1	DOES NOT EXIST

TABLE III

TRUTH TABLE FOR FLIP FLOP CIRCUIT, P2-13 OUTPUT CIRCUIT, AND CONTROLLING INPUTS

P2-1	<u> 1</u> P	2-36	¦Ρ	2 3	5 <u>  U 3</u>	OUTPU1		NPUT	111	NPUT	2:	NODE	4   F	2-13
o	1	0	-	0	-	HIGH	1	0		1		LOW	;	ī
0	;	0	ļ	1	1	HIGH	-	0	1	1	6 1	LOW	:	1
0	1	1	1	0	;	LOW**	i	1	1	0	1	HIGH	ŧ	1
0	1	1	1	ì	ŀ	LOW**	;	1	l I	0	1	HIGH	1	1
1	-	0	ŧ	0	1	HIGH	1	0	l F	1	;	LOW	- 1	1
i	1	0	1	1	;	HIGH	-	0		1	ļ	LOW	1	1
i	1	i	1	0	í	LOW**	1	0	1	0	1	LOW*	ł	Ũ
1	;	1	1	1	f 1	LOW**	ł	O	1	0	1	LOW*	-	),

- \* There is no change in this state. The output of the Flip Flop Circuit remains in the LOW state.
- \*\* The output of the U3 Timer, pin 3, will go low 15 seconds after P2-36 goes from low to high.

#### 4. P2-37/38 Output Circuit

The two CCA output pins P2-37 and P2-38 are connected in series through two optical isolators Q11 and 012. The schematic for this circuit is shown in FIGURE 35 of APPENDIX C. The state of the two opto-isolators are always the same and are controlled by the three sources: U1 Timer output, U3 Timer output, and the P2-1 Circuit output. The three sources are also wire-ORed together by the diodes CR6, CR25, and CR13 which feed into and control the emitter of the transistor Q14. When the output of the U1 or U3 Timer Circuits is high, this point will also be high forcing transistors Q13 and Q14 to be turned on. This also occurs whenever the output from the P2-1 circuit is low which causes transistor Q18 to be off. The pullup resistor R41 tied to the 28 volt supply then allows current to flow through CRI3 and turn Q14 on. A truth table showing the state of the three inputs versus the level at the node labeled 4 is shown in TABLE 4.

Whenever the node labeled 4 is in the high state, transistors Q13 and Q14 are on which shorts out the opto-isolators Q11 and Q12. The two 1-kohm pullup resistors connected to the P2-37 and P2-38 output pins then force these outputs to a TTL logic 1 level. Transistors Q13 and Q14 turn off when node 4 is at the low state and the opto-isolators then both turn on. The output P2-37 is shorted to ground resulting in a TTL logic 0 and the output

TABLE IV
P2-37/38 OUTPUT CIRCUIT TRUTH TABLE

P2-1	l	P2-36	1	U1 OUT	1	U3 OUT	. !	P2-1 OUT	. L	P2-37	1_	P2-38
0	ŀ	0	1	1	1	1	;	Ū	1	1	1	<u>1</u>
1	I I	0	- {	1	- }	1	1	1	1	1	1	1
õ	ŀ	i	1	0 <b>*</b>	1	Ű#	3	0	-	1	-	1
1	!	1	1	Ð	1	0	!	1	!	0	!	0 * *

- \* The U1 output goes low 315 seconds after P2-36 is opened up. The U3 output goes low 15 seconds after P2-36 is opened.
- \*\* P2-36 is low if P2-14 is grounded, otherwise it remains high.

P2-38 also becomes grounded if the control pin P2-14 is tied to ground. If this is the case (normal operation), then P2-38 and P2-37 will always be in the same sta e. Otherwise the output P2-38 will remain in the TTL logic 1 condition.

#### IV. ACCEPTANCE TEST PROGRAM DESCRIPTION

## A. Program Header and Initial Conditions

All programs written for use with the TE304 follow standardized testing procedures and format such as the header seen on the Acceptance Test program listing in APPENDIX F. These program format development procedures are required by the Navy and do not pertain to this thesis project and therefore will not be discussed. However descriptions of how each of the individual circuit tests are performed will be discussed. It is also assumed that the reader has a basic understanding of the HP Basic 3.0 programming language.

The header used on all the TE304 software is identical to that in the program listing which runs from the beginning to line number 470. This header contains the common variables used by the system software and also loads all of the subprograms from the hard disk drive. Program line 220 disables the keyboard, including the RESET key, which prevents the operator from interrupting the testing process except for the few times he or she is prompted by the computer. Program lines 240 through 340 contain the global or common variables found in the main program and in the subprograms and line number 350 dimensions the variables used only in the main program. The Subprograms, which are

stored in three directories, are loaded into the computer by lines 360 through 410. The remaining part of the header simply enables the interface interrupt lines and sets up the softkeys and keyboard handling routine.

The initial conditions for testing the CCA are described in the TR but will be repeated here briefly. The CCA requires three power supplies. The first power supply has an amplitude of +28 volts DC and is connected to pins P1-18, 19, and 43. The second power supply is set at +5 volts DC and is connected to pins P2-24 and 48. Power supply number three is set for -5 volts DC and is connected to pin P2-47. Pins P1-17, P1-27, P1-42, P2-14, P2-17, P2-25, and P2-49 are grounded. In addition to the power requirements, there are simulated resistive loads which must be connected to various CCA pins. These loads are listed on page 7 of the TR in APPENDIX A. The HP Digital Read Card in the Multiprogrammer provides the 1 kohm pullup resistors so only four resistors are needed in the patchbox adapter circuit.

#### B. Patchbox Identification Check

Before any CCA test can be performed on the TE304, a patchbox identification check must be performed to insure that the right patchbox is inserted for the test being run. This prevents mishaps such as damaging the patchbox circuitry or the CCA itself. A rather simple and

standardized method is used to accomplish this.

Each patchbox contains two resistors which are connected between Measurement Matrix points 98, 99, and 100 with no two patchboxes having the same values. The actual identification test, which is performed in program lines 520 through 650, simply checks the resistance of these two resistors by closing the above matrix points to the Digital Multimeter, which is set up for four wire ohm measurement. The measured values are then compared to assigned values written in the software. If the values do not match then the program will abort giving a patchbox identification error. The FIT subprogram is used for this purpose because these two tests are only a check and do not have any test numbers assigned to them.

#### C. Continuity Tests (10010-10160)

This series of 16 tests simply checks the wire lands between the CCA connector pins and the CCA test point connector. Two CCA resistors are also checked as a verification of the correct board. This is for the same reasons that the patchbox identification test described above was performed. Program lines 670 through 930 contain the software for this series of tests which is quite straight forward.

All the data including the matrix points and the test numbers are contained in DATA statements at the

beginning of the test series. Matrix points of the right coordinates are closed successively while the Digital Multimeter reads the resistance between the two points. This is accomplished in a FOR-NEXT loop which takes care of closing the correct matrix relays, taking the readings, and comparing the reading to the TR specifications. If any of these tests fail, the program will automatically abort to protect against damage that would occur if the wrong board was plugged into the Test Set. Because these are actual CCA tests, the FNTEST function is used to compare the results, print the results on the screen, and store the results in a large array for later use.

# D. Current Demand Tests (11010-11030)

In the Current Demand test sequence, program lines 950 through 1250, the power to the CCA is turned on and the current drawn from each of the three power supplies is read back from the supply (the HP 6034A Power Supplies have this feature). If any of the power supplies exceed a current limit of I amp, the program will abort. Otherwise the readings are compared with the TR tolerances and the results printed on the screen and stored using the FNTEST function. Also as a double check the supply voltages are measured using the Digital Multimeter and the FIT subprogram.

### E. Patchbox Circuit Test

Any circuitry used in the Patchbox Adapter Interface must be tested for proper operation. In this case only one integrated circuit is used and the testing made very simple. The schematic for the circuit is shown in Figure 1 of APPENDIX D.

The 5 volt supply is first connected to the circuit through one of the Multiprogrammer relays and then five tests are performed on the circuit. These tests are described on page 2 of the Fault Isolation TR which is contained in APPENDIX B and duplicated in Table 5. Again, because these are not CCA tests, the FIT subprogram is used and the program is aborted if any of the five tests fail.

## F. TIM Reference Voltage (20010)

The TIM reference voltage test is a DC voltage measurement which roughly checks the regulator circuit on the CCA. The measurement is taken at the P2-27 connector pin with an expected value of 5.1 volts. The software for this test is contained in program lines 1550 through 1650 and uses the FNTEST function to perform this single test. Matrix points are closed and opened using the STIM subprogram and the measurement taken using the Digital Multimeter and the FNDVMR function.

2/3 AD-A177 974 F/G 14/2 UNCLASSIFIED




TABLE V

PATCHBOX ADAPTER CIRCUIT TEST DESCRIPTIONS

IO ;		NOMINAL AND UNITS	LIMITS
	Apply Logic 1 to adapter pin A33 (DW#2). Apply pulse train to adapter B34 with a 10 msec period and a 1 msec pulse width.		
TESTXI	Measure pulse width at B32.	l msec	0.5
TESTX2	Apply Logic O to A33 and measure pulse width at B32.	0	0
TESTX3	Measure TTL level of A33.	LOGIC 0	.8 vdc : 0 vdc
TESTX4	Apply Logic 0 to A22 (DW#0). Measure pin A20.	LOGIC 0	•
TESTX5	Apply Logic 1 to A22 and measure pin A20.		5.2 vdc 2.4 vdc

#### G. AC/DC Gain Tests (21010-21430)

As seen in the Acceptance Test TR contained in APPENDIX A, there are 9 AC gain tests and 3 DC gain tests. These are all performed on 74! operational amplifiers on the CCA and are all very similar in circuit configuration. It is for this reason that the testing is condensed into one software loop which includes program lines 1710 through 1960. The threshold and TTL output tests which do fall into this testing series are performed after the gain tests are completed. An individual gain test involves connecting a stimulus, either AC or DC, to the indicated connector pins, which are op-amp inputs, and then measuring the outputs at the specified pins. The input signal is also measured and the gain of the circuit calculated and compared to the tolerances in the TR.

and 10 Hz which are too low for the HP1980A Oscilloscope to measure accurately. The Digital Multimeter is used to digitize the waveforms and then calculate the equivalent rms value in volts DC. This method is very accurate and provides excellent results. The program lines used to accomplish this are 1860 and 1870 for the input signal and 1890 and 1900 for the output signal. Program lines 1980 through 2090 contain the DATA statements for the test series and include the test numbers limits, input frequencies and

amplitudes, and the matrix point coordinates.

If the frequency read from the DATA statements is zero then a DC gain measurement will be performed. In this case the Multimeter reads the input and output voltages directly in DC volts. The gain is then calculated and the result compared to the tolerances using the FNTEST function.

## H. DC Threshold Tests (21050-21450)

The five threshold tests are performed on the CCA comparators and are an extension of the op-amp tests described above. An initial DC voltage is applied to the specified CCA connector pin using the Digital Voltage Source and then incremented or decremented in 10 mV steps until a specified output pin, which is being continuously monitored by the Multimeter, switches from one state to another.

Again the software accomplishes these tests in a FOR-NEXT loop running from lines 2140 through 2390. This loop takes care of applying the initial voltage, incrementing or decrementing it, and monitoring the output voltage until it switches to the specified logic level. When this occurs, the input voltage at that time is compared to the limits in the TR using the FNTEST function. The DATA statements in lines 2400 through 2440 contain the test numbers, limits, initial voltage, matrix point coordinates, and the logic switch level to be monitored for each of the five threshold tests.

## 1. TTL Output Tests (21260 and 21270)

Program lines 2460 through 2630 contain the software for the two TTL output tests. Two additional outputs of the comparator circuits used in the threshold tests are tested for proper level, which make these tests simply an extension of the threshold circuit tests described above. A DC voltage is applied to the P2-29 and P2-28 CCA input pins and the TTL logic level of the P1-47 connector pin is measured. The only difference between the two tests is the voltage level applied to an additional input pin (P2-6). In the first test this pin is left open and in the second test 28 volts is applied to it.

Both tests are performed in the same FOR-NEXT loop in the software while only changing the test number, limits, and input voltages accordingly. The test number and limits are read from the DATA statement on line 2630 and the FNTEST function used to compare and store the results.

# J. Full Power CDC/FPD Logic Test (30010)

There are six individual readings which are taken during this test series. Each of the readings represent a TTL logic output which corresponds to a specified set of inputs shown on page 12 of the Acceptance Test TR contained in APPENDIX A. The CCA connector pin P2-39 which is of open collector logic is one of the inputs and the +5 volt power

supply is the other input. The circuits tested here include two almost identical optically isolated switching networks with one of the outputs on pin P2-41 and the other on pin P2-15. The third part of the test is performed with the +5 volt power supply turned off.

The software which performs this test series includes program lines 2650 through 2810. Again a loop is used to simplify and shorten the measurement routines. The two TTL output pins P2-41 and P2-15 are monitored by the Digital Read Cards in the Multiprogrammer and the subprogram FNDR\$ used in line 2750. The comparison of the readings and the TR limits is done in lines 2760 through 2780 by the FNTEST function which actually stores and displays the data.

#### K. Power On Sequence Logic Test Part 1 (34010-34040)

This series of test performs the first four tests of a ten test TTL logic table seen on page 14 of the TR document contained in APPENDIX A. Each of the ten tests includes a specified set of five input conditions, some of which are TTL logic, and a set of 14 TTL logic outputs which must match those listed in the TR. Almost all of the outputs are measured using the Digital Read Cards in the Multiprogrammer and the FNDR\$ software function. The additional outputs are measured with the Digital Multimeter and converted to logic levels using the FIT subprogram.

Program lines 2830 through 3420 contain the software

needed to perform these four tests. Again a large loop is used to accomplish this easily. Initial CCA conditions are required for this series of test and these inputs or states are set up by the statements in lines 2860 through 2950. These statements connect the matrix points and turn on the power supplies required by the TR as initial conditions and also configure the Pulse Generator and the Pulse/Function Generator for the required pulse train needed as one of the five inputs.

It was necessary to add an additional test prior to beginning this series. The gated pulse train mentioned above is applied to a NAND gate which has been a common failure on this CCA. In order not to load down this pulse train, it was necessary to check the accuracy of this input with the stimulus applied. Because this is an actual test of the CCA it was given a test number of 90010 and will be added to the TR in future documents.

The four tests are performed inside of the FOR-NEXT loop which applies the specified inputs, takes all 14 of the readings, and compares them to the TR. The string of 14 logic levels is converted to an octal number in lines 3310 and 3320 and this number compared to the octal equivalent listed in the nominal column in the TR. The DATA statements in lines 3390 through 3420 contain the test number, input logic levels, and the octal equivalent of the expected output levels.

## L. 5 Minute and 250 Msec Timers (31010 and 31020)

Two 555 timers which are connected in series (one timer triggers the other timer) are tested here for accuracy of time delay. The first timer, U1, has a nominal time delay of 315 seconds and the second timer, U2, has a time delay of 250 milliseconds. Again initial conditions are required to perform these tests and these are identical to those discussed in the Power On Sequence test discussed above. Additionally, the timing capacitors used by the two 555 timers have to be completely discharged. This is accomplished by grounding the trigger input pin P2-36 and turning off the power supply for 60 seconds. The power is then turned back on, the trigger pin opened up, and the delay times measured. The 250 millisecond timer delay is measured by the Frequency Counter while the 5 minute delay measured by the Computer.

Program lines 3450 through 3930 contain the software for these two test and is fairly straight forward. The initial conditions which were set up in the previous Power On Sequence test are left on so it is not necessary to repeat them in this section. As with all the tests performed on the TE304, provisions for a test repeat are available. However in this case, if the test is repeated, the timing capacitors must be completely discharged before taking a second reading. An IF-Then-Else format is used to

accomplish this and is seen in lines 3530 through 3650. If it is the first time through with the test then the capacitors are discharged as mentioned earlier for 60 seconds. Any repeat of the test forces the capacitors to be discharged for a full 330 seconds because the power supplies cannot be turned off as they were for the first test.

Once the capacitors have been discharged the trigger pin P2-36 is opened by the OC (open collector) subprogram and the Open Collector Card in the Multiprogrammer and the time measured for the outputs at pins P2-10 and P2-9 to switch states. The 315 second delay is measured using the clock in the computer and the REPEAT-UNTIL loop shown in lines 3750 through 3790. The 250 millisecond delay is measured by the Frequency Counter and the FNCNTR function shown in line 3810. These measurements are then compared to the limits in the TR and the results stored and displayed by the FNTEST function.

#### M. 1.5 Second Timer Test (33010 and 33020)

The 555 timer (U25) circuit is tested in this pair of tests. The same initial conditions for the CCA apply here and are still active from the 5 Minute Timer test. The trigger input for this timer is CCA connector pin P1-34, which is the same pin that the gated pulse train was applied to in the Power On Sequence Logic test. The first of the two test calls for a TTL logic 1 to be applied to this pin

and to wait 5 seconds causing the timing capacitor to be discharged. A TTL logic 0 is then applied to the P1-34 input and the time delay at the output pin P2-44 measured. The second test is identical to the first however the gated pulse train specified in the TR is applied in place of the 5 second TTL logic 1.

The Acceptance Test program lines number 3950 through 4240 perform these two tests and are fairly straight forward. The Frequency Counter is used to measure the time delay and is connected by the Stimulus Matrix and configured in lines 3970 and 4010. The Digital Voltage Source and the DVS subprogram are used to apply the TTL logic levels in lines 3990 and 4020. In the first test the measurement is taken in line 4040 using the FNCNTR (function Counter read) function and the results stored and displayed by the FNTEST function.

In the second test, test number 33020, the gated pulse train is applied using the Pulse Generator and the Pulse/Function Generator. These instruments are configured using their respective subprograms in lines 4110 and 4120. The Digital Write Card in the Multiprogrammer is used in conjuction with the Patchbox Adapter Circuit to turn this pulse train on and off while triggering the Counter to take a reading at the same time. This is accomplished in lines 4130 through 4160 and the reading entered into the computer using the FNCNTR function as before.

## N. Power On Sequence Logic Test Part 2 (34050-34100)

This series of test includes six test numbers and is the second half of the previously discussed Power On Sequence Logic test. The initial conditions are all the same and the format of testing is identical having the same five inputs and 14 outputs. The logic table is listed on page 14 of the TR document contained in APPENDIX A and this series of test refers to tests 5 through 10 on that table.

The software for this series of test is similar to that of the first half of the Power On Sequence test with the readings being taken by the Digital Read Cards in the Multiprogrammer and the Digital Multimeter. This section includes program lines 4260 through 4900 and contains a large FOR-NEXT loop which applies the input logic levels, takes the readings, converts them to an equivalent octal number as before, and compares the results to those of the TR. The subprograms and functions are the same as those used and discussed above. The initial conditions described in part 1 of this series are removed upon completion of the last test in lines 4790 through 4840.

### O. 20 Second Timer Test (32010)

The 20 Second Timer test is the last single test of the CCA Acceptance Test Program and measures the time delay of the 555 timer U3. The CCA connector pin P2-36 is the

trigger for this timer and this pin is grounded and the power supply turned off for ten seconds in order to discharge the timing capacitors. When the power is reapplied and the trigger released using the Open Collector Output Cards in the Multiprogrammer, the time delay is measured at the P2-12 output pin using the clock in the computer.

Program lines 4920 through 5180 contain the software for this last test and runs straight through with no loops. Two REPEAT-UNTIL loops, which run from lines 4970 through 5000 and lines 5060 through 5100, are used however to create the ten second delay and make the actual time delay measurement of the timer. The measurement is then compared to the tolerances given in the TR, stored, and displayed by the FNTEST function in line 5170. Upon completion of this last test, the END\_TEST program is loaded and run by the statement in line 5250.

#### V. FAULT ISOLATION TEST PROGRAM DESCRIPTION

#### A. Overview

The Fault Isolation Program for the CCA is listed in APPENDIX G and follows the same standardized testing format as that of the Acceptance Test Program. However a few major changes in the way the program is run have been made. The Acceptance Test Program is run straight through with little or no operator intervention. In the case of the Fault Isolation Program, the operator runs different fault isolation tests for different circuits on the board from a menu on the screen. The operator is also required to connect various probes and integrated circuit clips to the components on the CCA so that additional measurements otherwise not available can be obtained. The Test Set operator is only required to run fault isolation on those circuits which fail the acceptance testing.

The header of the Fault Isolation Program, which ends at line number 640, is very similar to that of the Acceptance Program. It contains the same common or global variable declarations, a section which loads all the subprograms and functions from the hard disk drive, and an additional section which enters data from files used to display the CCA components layout on the screen. This graphical display of the CCA aids the operator in finding

parts that require a probe or chip clip to be connected.

The softkeys and keyboard handling routines are also enabled in this header.

Before any power is applied to the CCA, the software must check that the correct Patchbox and CCA are inserted into the TE304 Test Set. This is accomplished in the same manner as that in the Acceptance Test Program. The program lines which perform these checks are 660 through 970. If any of these two checks fail, the program will abort giving an error message accordingly.

Once the correct Patchbox and CCA have been verified, power is applied to the CCA and the current demand tested. If one or more or the power supplies exceed the specified limit, the computer will prompt the operator if he or she wishes to continue. It is possible in this case to feel the components on the CCA for one that is too hot and probably defective. Program lines 980 through 1240 perform these steps and continue on if the currents are acceptable.

After power is applied to the CCA, a mandatory series of tests is performed on the voltage regulator circuit. This circuit provides reference voltages throughout the board and has been known to cause catastrophic failures. The subroutine which performs this test series will be discussed later. However, following completion of the voltage regulator test, a menu is displayed on the screen which allows the operator to run any

series of fault isolation tests on the various circuits that make up the CCA. Program lines 1290 through 1520 contain the menu and associated logic and upon completion of any of the fault isolation test series, the program will return to this menu. Item number 18 in the menu is provided for terminating the program.

## B. Voltage Regulator Circuit (200110-200170)

As described in the Fault Isolation TR contained in APPENDIX B, there are 7 individual tests which make up this series. The subroutine T20010 which performs this series begins on line number 1740 and ends at line number 2360. This subroutine, as do all the fault isolation subroutines and subprograms, contains one section which performs the tests and a second section which determines which components on the CCA, if any, are bad. The FIND\_IT subprograms used in lines 1800 through 1850 instruct the operator to connect the measurement probes to the various CCA components. The test numbers, limits, and matrix point coordinates are contained in the DATA statements on lines 1870 through 1890.

The seven tests are performed in a FOR-NEXT loop which runs from line 1910 to 2120. This loop sets up the testing conditions as specified in the TR, takes the reading using the Digital Multimeter, and compares the results to the limits using the FNTEST function.

These seven measurements are used in the fault isolation flow chart to determine any faulty components. The flow chart for this test series is shown in Figure 1 of APPENDIX E. The software equivalent of this flowchart begins at line 2140 and ends at line 2340 and uses the FOUND\_BAD subprogram to display, print, and store the resulting bad parts.

# C. VBMT, IFKT, and IFMT Op Amp Circuits (210010-214060)

There are three operational amplifier circuits on the CCA which are tested for proper gain at different frequencies. Each of the three independent fault isolation routines for these circuits are exactly identical except for the test numbers, part numbers, and a few voltage readings. These three series have six individual tests, plus one check called Test8, that fault isolate the VBMT, IFKT, and IFMT operational amplifier circuits respectively. The first five tests involve DC voltages and the sixth test an AC voltage. The additional calculation called Test8 is needed for one of the fault isolation flowchart branches. Descriptions of each individual test can be found in the Fault Isolation TR located in APPENDIX B under test numbers 210010 through 210060 for the VBMT circuit, 212010 through 212060 for the IFKT circuit, and 214010 through 214060 for the IFMT circuit.

The subroutine used for the VBMT op amp circuit

begins on line number 2400 with the subroutine name T21010 and ends on line number 3120. Because the AC signal and readings used in the fifth test are at 10 Hz, the Digital Multimeter must be used to digitize the waveforms and calculate the rms values. These digitized waveforms are stored in arrays which are allocated in line 2430. The 741 operational amplifier must have a chip clip attached to it and this is accomplished using the FIND\_IT subprogram in line 2450. Test numbers, limits, and matrix point coordinates are contained in the DATA statements on lines 2470 and 2480.

Once again a FOR-NEXT loop is used to set up the individual testing conditions, close the appropriate matrix points, take the measurements, and compare the results to the limits. This loop begins on line 2530 and ends on line 2820. Inside this loop there is an IF-THEN-ELSE format which separates the DC tests from the AC test. The FNDVMR function is used to take the DC readings in line 2660 and the DVM\_TIME and FNDVMRMS subprogram and function used to digitize the AC waveforms and convert them to an rms value in lines 2740, 2750, 2780, and 2790. After all six measurements have been completed, the Function Generator used for the DC and AC stimulus is turned off by the TOGGLE subprogram in line 2840 and the waveform storage arrays are deallocated or erased from memory in line 2860.

The second major section of the routine performs the

actual fault isolation in accordance with the fault isolation flowchart for this circuit which is shown in Figure 2 of APPENDIX E. Program lines 2870 through 3100 implement this flowchart using IF-THEN-ELSE statements and the FOUND\_BAD subprogram to indicate the bad parts. Line number 3120 forces program flow back to the menu after completion of this test series.

The IFKT and IFMT operational amplifier routines are identical to the VBMT routine described above. The IFKT subroutine is labeled T21200 and begins on line 3730 and the IFMT subroutine is labeled T21400 and begins on line 5900. The fault isolation flowcharts are shown in Figures 4 and 7 of APPENDIX E.

# D. Comparator Circuits (210510-214570)

There are a total of five comparator circuits on the CCA. The test numbers 210510 through 210570 pertain to the VBMH comparator which is an extension of the VBMT op amp circuit described above. The second and third comparator circuits are labeled IFKL and IFKH and include test numbers 212410 through 212570. These two circuits are extensions of the IFKT op amp circuit. The last two comparator circuits are extensions of the IFMT op amp circuit and are labeled IFML and IFMH using test numbers 214410 through 214570. All five fault isolation routines are very similar with differences only in test numbers, test values, and part

numbers. However, there are a few additional variations in circuit configuration and the appropriate software. Test descriptions can be found on pages 3 through 5 of the Fault Isolation TR document included in APPENDIX B.

The Subroutine for the VBMH comparator circuit is labeled T21050 and begins on line number 3130. The FIND IT subprogram is used in lines 3190 and 3200 like before to instruct the operator to connect the chip clip and the red probe to the specified CCA components. The DATA statements in lines 3230 and 3240 contain the test numbers, limits, and matrix point coordinates for the various measurements. There are seven tests in this series and a FOR-NEXT loop running from line 3320 through 3510 handles the setup conditions, closing the proper matrix points, taking the readings, and comparing the results to the limits. All the readings are DC voltages and are obtained using the Digital Multimeter and the FNDVMR function in line number 3410. As in all the CCA tests, the FNTEST function is used in line 3480 to compare the results with the limits, store the results in the data array, and display the results on the screen.

The section of software beginning on line 3520 and ending on line 3600 performs the actual fault isolation of bad parts in accordance with the fault isolation flowchart shown in Figure 3 of APPENDIX V. This section of software uses the IF-THEN-ELSE format and the FOUND\_BAD subprogram to

determine and display, if any, the bad parts.

The fault isolation routines for the IFKL and IFKH comparator circuits are run consecutively before returning to the menu. The subroutine which performs these two fault isolation routines is labeled T21240 and begins on line number 4490 and ends on line 5890. The IFKL routine is performed first followed by the IFKH routine which begins on line 5250. These two fault isolation routines are almost identical to that of the VBMH comparator routine described above. The fault isolation flowcharts for these circuits are shown in Figures 5 and 6 of APPENDIX E.

The fault isolation routines for the IFML and IFMH comparator circuits are also run consecutively before returning to the menu. This subroutine is labeled T21440 and includes program lines 6660 through 7840. The IFML fault isolation routine is performed first and the IFMH routine, which begins on line 7290 is performed second. The software and individual tests for these two circuits are also almost identical to that of the VBMH comparator circuit. The fault isolation flowcharts for these circuits can be seen in Figures 8 and 9 of APPENDIX E.

#### E. Full Power CDC/FPD Logic Circuits (300110-300180)

The CDC and FPD logic circuits are simple optically isolated switching networks and are almost identical. There are four individual tests performed on the two circuits

making a total of eight tests for this series. The two series of four tests are identical except for the fourth test in which the 5 volt power supply is turned off in the first series and the CCA connector pin P2-39 is opened for the second. The complete test descriptions are found on page 6 of the Fault Isolation TR located in APPENDIX B.

The subroutine which performs these eight tests is called T30010 and begins on line 7850 of the Fault Isolation Program. Again the FIND\_IT subprograms are used to instruct the operator where to connect the measurement probes on the CCA. The DATA statements in lines 7970 through 8000 contain the part numbers for each network, test numbers, limits, and the coordinates for the matrix points to be closed. The OC("018") statement in line 8020 grounds the P2-39 pin through the Open Collector Output Card in the Multiprogrammer prior to testing.

The actual measurements are taken within a nested FOR-NEXT loop beginning on line number 8060 and ending on line number 8200. The steps in the loop are repeated for all of the eight tests and include reading the data for a test, setting up the testing conditions, taking the measurement, and comparing the results to the limits. The first two measurements of each series are DC and are obtained using the Digital Multimeter and the the FNDVMR function in line 8120. The last two readings are TTL logic levels which are obtained through the Digital Read Card in

the Multiprogrammer and the FNDR\$ function in line 8150.

The fault isolation flowcharts for these two circuits are shown in Figures 10 and 11 of APPENDIX E. Except for the part numbers they are also identical and the software equivalent is performed in lines 8210 through 8390 following the loop described above. A larger FOR-NEXT loop which is run twice, once for each circuit, begins on line number 8040 and ends on line number 8400 includes the measurement taking loop and flowchart section described above. After the fault isolation routines for the CDC and FPD circuits have been completed, the program returns to the menu by the GOTO statement in line 8420.

## F. Power On Sequence Logic Tests (34010-34100)

There are two sections of these tests which are called from the menu. The first part includes test numbers I through 4 and the second part includes test numbers 5 through 10 as seen on page 14 of the Acceptance Test TR contained in APPENDIX A. The subroutines in the program include lines 8710 through 10270 and are exactly identical to those described in the Acceptance Test Program. They are repeated here only to determine which of the fourteen outputs measured did fail. Once this has been determined, the appropriate fault isolation routines can be initiated.

Whenever a failure occurs in this section, the subroutine WHICH\_ONE is called to determine which of the

and ends on line number 22210. The character string of outputs obtained from the test is compared with the correct character string formed from the test limits, which are of octal form, producing the pin number of the bad output. The appropriate fault isolation routine or routines are then initiated.

# G. Ul Timer Circuit (310110-310170)

Some of the CCA circuits involve several smaller circuits which can be broken apart and tested individually. In addition to this fact, several of these smaller circuits overlap to form other networks of the CCA. It is because of this that a separate section of subroutines for each of the smaller circuits was developed and included at the end of the main program. The section of software listed in lines 8430 through 8700 includes three subroutines called from the menu that in turn call the appropriate fault isolation routines for the smaller circuits that make up that network. The following is a description of the first of these subroutines.

The U1 Timer Circuit consists of a 555 timer and associated components which create a nominal delay of 315 seconds upon triggering through the P2-36 CCA pin. The subroutine for this circuit includes program lines 10780 through 12430 which also contains a separate routine for

tailoring the time delay if necessary. A total of seven tests are performed in this series, all of which are accomplished inside the FOR-NEXT loop beginning on line 11030 and ending on line 11310. The descriptions of these tests can be found on page 6 of the Fault Isolation TR contained in APPENDIX B.

The FIND\_IT subprogram and DATA statements in lines 10850 through 10990 are used as described in previous subroutine descriptions. The testing loop mentioned above also performs the same tasks as those of the previous subroutines. Inside this loop however is a REPEAT-UNTIL loop which uses the clock in the computer to measure the time delay of the circuit in the fifth test. The other six tests are DC voltage measurements and use the Digital Multimeter and FNDVMR function in line 11270.

Following the testing loop, the section of software which is equivalent to the fault isolation flowchart shown in figure 12 of APPENDIX E is performed. This section includes lines 11330 through 11750 and determines the bad components or initializes the tailoring routine if necessary.

The tailoring routine begins on line 11960 and is used to tailor the resistor R3 in an effort to produce a time delay within the TR tolerances. If in the fifth test when the time delay is measured, the circuit does switch but at a time just outside the limits, this routine will be

called. When this happens, the operator must clip the R3 resistor off allowing this resistance to be measured by the Digital Multimeter (program line 12120). A new value is then calculated from this value and the actual time delay measured in the fifth test. This new value is then inserted into the circuit using the Decade Resistor and the DECADE subroutine in line 12370 and the test series repeated. If a resistance value cannot be calculated, then all of the timing components are replaced and the program returns to the menu.

## H. U2 Timer Circuit (310410-310480)

The U2 Timer Circuit also uses a 555 timer to create a time delay. This timer with its associated components produce a nominal time delay of 200 milliseconds upon a trigger from the Q7-Q8 Transistor Circuit which will be discussed later. There are eight individual tests in this series, all of which are DC voltage readings except for the sixth test which is the time delay measurement. The eight tests are described on page 7 of the Fault Isolation TR contained in APPENDIX B.

The subroutine for this test series is called U2\_TIMER and begins on line number 12450. The format of this routine is the same as all the routines that have been discussed earlier. It begins with the FIND\_IT and DATA statements followed by the FOR-NEXT loop beginning on line

12670 which performs the eight tests. The Frequency Counter and FNCNTR function in line 12830 are used to measure the time delay of the circuit while the Digital Multimeter and FNDVMR function in line 12720 used to make the DC readings. The CNTS subprogram is used in line 12810 to configure the Counter for a time A to B measurement.

The fault isolation flowchart for this circuit is shown in Figure 13 of APPENDIX E and reproduced in the software section running from lines 12910 through 13340. No tailoring is required for this circuit.

# 1. U3 Timer Circuit (320110-320160)

This circuit also has a 555 timer and with its associated components, produces a nominal time delay of 15 seconds. The trigger for this circuit is again the CCA connector pin P2-36 which is controlled by the Open Collector Output Card in the Multiprogrammer. A total of six tests are performed on this circuit and are described on page 7 of the Fault Isolation TR located in APPENDIX B. The fifth test in this series measures the time delay of the circuit while the other five tests measure DC voltages.

The U3\_TIMER subroutine begins on line number 13390 and ends on line number 14130 and also follows the standard format described previously. The P2-36 pin is initially grounded by the Open Collector Output Card and the OC("0") statement in line 13570. The program then waits 10 seconds

FOR-NEXT test loop at line 13590. During the fifth test, a REPEAT\_UNTIL loop is used in lines 13690 through 13730 to measure the time delay of the circuit with the clock in the computer. All other measurements are obtained in line 13630 using the Digital Multimeter and FNDVMR function.

Program lines 13820 through 14100 perform the software equivalent of the fault isolation flowchart shown in Figure 14 of APPENDIX E. The FOUND\_BAD subprogram is used to print and store any bad parts which are found.

# J. U25 Timer Circuit (330110-330210)

The fault isolation routine for this circuit is a little more involved than that of the U2 or U3 Timer Circuits due to additional switching circuitry on the output stage of the 555 timer. This circuit provides a nominal time delay of 1 second and is triggered by the output of the U24 NAND gate. This gate is controlled by the P1-34 input pin and the output of the Q7-Q8 Transistor Circuit which will be discussed later. A description of the 11 individual tests which make up this series can be found on page 8 of the Fault Isolation TR contained in APPENDIX B.

The software for this fault isolation routine is called U25\_TIMER and includes program lines 14150 through 15290. The format is again standard beginning with the FIND\_IT subprogram calls and the DATA statements followed by

the test and measurement loop and the fault isolation logic. The FOR\_NEXT loop which performs the 11 tests begins on line 14430 and ends on line 14650. After the initial testing conditions are established in lines 14450 through 14520, the measurements are obtained using the Digital Multimeter and the FNDVMR function in line 14610. During the eighth test however the time delay measurement is obtained using the Frequency Counter and the FNCNTR function in lines 14530 through 14600.

The fault isolation logic follows the flowchart developed for this circuit and is shown in Figure 15 of APPENDIX E. This section includes program lines 14680 through 15260 and uses the IF-THEN-ELSE statements and the FOUND\_BAD subprograms to display, print, and store any bad parts which are found.

#### K. P2-11/35 Input Circuit (310210-310230)

The output of the UI Timer Circuit discussed earlier is wire-ORed with the output of the P2-II and 35 Input Circuit. This circuit is very simple and only requires three tests for the fault isolation routine. These tests are described on page 6 of the Fault Isolation TR.

The P2\_11\_35 subroutine begins on line number 15300 with the standard FIND\_IT subprogram calls and the DATA statements in lines 15370, 15380, 15500, and 15510. However in this test series a section of software before the DATA

statements is required to trigger the UI Timer Circuit causing the output of this circuit to become low or almost zero volts. This section includes program lines 15400 through 15460 and makes it easier to test the P2-11/35 Circuit. The FOR-NEXT loop which includes lines 15530 through 15640 closes the proper matrix relays, applies the required stimulus, takes the DC voltage readings, and compares the results to the TR limits. The TOGGLE(-5) statement in line 15650 turns off the stimulus, power supply number 5, which was used in the third test.

Program lines 15680 through 15810 perform the fault isolation routines according to the fault isolation flowchart in Figure 16 of APPENDIX E.

# L. Q7-Q8 Transistor Circuit (310310-310350)

The Q7-Q8 Transistor Circuit is controlled by the wire-ORed circuits described above. This circuit is also very simple and requires five tests which are described on page 7 of the Fault Isolation TR contained in APPENDIX B.

The subroutine for this test series, called Q7\_Q8, begins on line number 15860 and is similar to that of the P2-11/35 Circuit discussed above. The section of software running from line 15990 to 16040 triggers the U1 Timer Circuit causing the output to become low in the same manner as the P2-11/35 subroutine. The DATA statements and FOR-NEXT loop, which includes lines 16080 through 16270,

then follow and perform the actual five tests. Program lines 16300 through 16530 accomplish the equivalent of the fault isolation flowchart for this circuit which is shown in Figure 17 of APPENDIX E.

## M. P2-12 Output Circuit (320210-320250)

The P2-12 Output Circuit is a simple three stage transistor switching network which controls the CCA pin P2-12. The circuit is controlled directly by the U3 Timer Circuit and includes a total of five tests which are described on page 8 of the Fault Isolation TR. All the readings are in DC volts, however two of them are converted to TTL Logic levels by the Digital Read Card in the Multiprogrammer.

The fault isolation subroutine for this circuit includes program lines 16580 through 17230. After the probes have been connected to the specified parts in lines 16670 through 16690, the U3 Timer Circuit is triggered causing its output to become low or almost zero volts. This is accomplished in the REPEAT-UNTIL loop beginning on line 16740 by monitoring the output with the Digital Multimeter with the U3 Timer trigger input P2-36 open. Once this has occurred, the testing is performed as always during the FOR-NEXT loop running from line 16830 to 16950. Test numbers one and four use the Digital Read Card and FNDR\$ function in line 16910 to obtain the TTL logic levels while

the other tests simply use the Digital Multimeter and FNDVMR function in line 16880. Program lines 16970 through 17200 perform the fault isolation in accordance with the flowchart in Figure 18 of APPENDIX E.

## N. P2-1 Input Circuit (340110-340150)

The P2-1 Input Circuit is a combination transistor and optical isolator switching circuit which uses the open collector logic CCA input pin P2-1 as the controller. The output of this circuit is wire-ORed with the outputs of the five comparator circuits discussed at the beginning of this chapter. The fault isolation routine for this circuit is comprised of five individual tests and one check, all of which are described on pages 8 and 9 of the Fault Isolation TR contained in APPENDIX B.

The portion of software in the Fault Isolation

Program which performs this test series includes lines 17250 through 18000. This subroutine, which is called P2\_1, begins with the required FIND\_IT subprogram calls and then sets up the comparator power supply sequence which is described at the top of page 13 of the Acceptance Test TR. This stimulus sequence forces the outputs of all five comparator circuits to be in the low state so that there is no interference with the P2-1 Input Circuit test. Program lines 17370 through 17410 perform the necessary actions needed for this sequence. The OC("1") subprogram call in

line number 17460 grounds the P2-1 input pin through the Open Collector Output Card contained in the Multiprogrammer prior to beginning the FOR-NEXT testing loop.

The test loop, which includes lines 17470 through 17540 is short and simple. The required Measurement Matrix relay is closed, the measurement taken using the Digital Multimeter, the results compared to the TR limits using the FNTEST function, and Measurement Matrix relay is opened back up. On the third test however, the P2-1 input pin is released by the OC("9") subprogram call in line 17500. Upon completion of the five tests, the comparator power sequence is turned off by the statements in lines 17560 through 17580. The section of software running from line 17590 to 17970 performs the fault isolation with accordance to the flowchart shown in Figure 19 of APPENDIX E.

# O. P2-13 Output Circuit (340210-340280)

This circuit is a transistor switching network controlled by three sources which are wire-ORed together. The first input is the CCA pin P2-35, the second is the output of the U3 Timer Circuit, and the third input is the output of the Flip Flop Circuit which will be discussed later. A total of eight tests make up this fault isolation series and involve both DC voltage measurements and TTL logic levels. The comparator power sequence described above is applied initially here also as well as controlling the

two open collector logic pins P2-1 and P2-36. The descriptions of the initial set up conditions and the eight tests can be found on page 9 of the Fault Isolation TR.

The subroutine for the fault isolation series begins on line 18020. Lines 18140 through 18180 apply the comparator power sequence in the identical manner as that in the P2-1 subroutine. The FUNGEN(0,"15V") call statement in line 18190 sets up the Function Generator for the 15 volt source needed in the third test. The two open collector logic pins mentioned above are configured in lines 18250 and 18260 according to the TR. Also, before testing can start, the U3 Timer Circuit must have switched to the low state. This is checked in the REPEAT-UNTIL loop and associated software logic which includes lines 18300 through 18410.

The testing is then ready to be performed by the standard FOR-NEXT loop running from line 18440 to 18780. In this loop, the DC voltage readings are obtained in line 18480 and the TTL logic levels in line 18740. The additional software inside the loop simply takes care of the testing conditions required by the TR. The REPEAT-UNTIL loop beginning on line 18660 waits for the U3 Timer to expire after it has been retriggered in the seventh test. After the eight tests have been completed, the comparator power sequence is turned off and the fault isolation routine running from line 18830 to 19210 is performed in accordance with the flowchart shown in Figure 20 of APPENDIX E.

# P. P2-37/38 Output Circuit (340310-340420)

The CCA output pins P2-37 and P2-38 are both optically isolated TTL logic outputs wired in series. As long as the control pin P2-14 remains grounded, both inputs will always be in the same state. When the P2-14 pin is open the output pin P2-38 is forced to a high state. This circuit is controlled by the U1 Timer Circuit output, U3 Timer Circuit output, and the P2-1 Input Circuit output. The circuit is therefore difficult to test and requires a total of twelve individual tests which are described on pages 9 and 10 of the Fault Isolation TR. The comparator power sequence described in the previous fault isolation subroutines is applied here also.

The fault isolation subroutine for the P2-37/38

Output Circuit begins on line 19260 by executing five

FIND\_IT subprogram calls and the comparator power sequence
in lines 19400 through 19440. The DATA statements which

contain all the important test information are next followed
by the FOR\_NEXT test loop which runs from line 19510 to

19870. As one can see in this section, both the Digital

Multimeter (FNDVMR function) and Digital Read Cards (FNDR\$

function) are used to obtain the DC voltages and TTL logic

levels respectively. The open collector logic pins P2-36

and P2-1 are controlled by the OC subprogram in lines 19560,

19610, and 19720 while the P2-14 pin is controlled by the "T24" Stimulus Matrix relay in lines 19500 and 19540.

Following the FOR-NEXT loop, the comparator power sequence is turned off by the TOGGLE and STIM subprogram calls in lines 19880 through 19900. The fault isolation flowchart shown in Figure 21 of APPENDIX E is then implemented by program lines 19910 through 20610.

# Q. Flip Flop Circuit (340510-340610)

The Flip Flop Circuit is a very interesting circuit to analyze and fault isolate. There are two inputs, one output, and an array of components which cause the circuit to act somewhat like a flip flop. Brute force is used to isolate the components in this fault isolation series which is made up of eleven individual tests. Page 10 of the Fault Isolation TR contained in APPENDIX B describes these eleven tests.

All eight of the measurement probes are used in the FLIP\_FLOP subroutine which begins on line number 20660 along with the comparator power sequence. Program lines 20750 through 20930 include the FINO\_IT subprogram calls, the application of the comparator power sequence, and the DATA statements.

The FOR-NEXT test loop runs from line 20940 to line 21180 and follows much the same format of previous loops. However, in line 21080, one of the measurement probes is

moved to a different component on the CCA. After the eleven tests have been performed, the comparator power sequence is turned off and the fault isolation riowchart snown in Figure 22 of APPENDIX E is implemented by the software which includes lines 21240 through 21790.

# R. Pulse Train Input Test (90010)

The Pulse Train Input test is a single test which was added to the Acceptance Program to check the U24 NAND gate on the CCA which otherwise would not be caught if it was defective. The test is repeated as a fault isolation subroutine in order to complete the coverage of CCA components. The test description is found under IO CODE 90010 on page 2 of the Fault Isolation TR.

The T90010 subroutine includes lines 10280 through 10460 and is very straight forward with no loops. The gated pulse train which is described in the Acceptance Test TR is generated using the Pulse Generator (PULGEN subprogram) and the Pulse/Function Generator (PULFUN subprogram) in lines 10350 and 10360. The signal is then applied to the CCA pin P1-34 through the Patchbox Circuit logic which is enabled by the Digital Write Card in the Multiprogrammer and the DW("1008") subprogram call in line 10370.

The frequency Counter is used to measure the pulse width at the input to check for any distortion or attenuation which might be caused by a defective U24 chip.

The measurement is returned by the FNCNTR function in line 10420 and then compared to the limits in line 10440 using the FNTEST function. If the test fails, the FOUND\_BAD subprogram call in line 10450 instructs the operator to have U24 replaced.

# S. Patchbox Adapter Circuit (TESTX1-TESTX5)

Because the Patchbox Adapter Circuit is not part of the CCA, actual tests using the standard data arrays and FNTEST software function cannot be used. The five tests which make up this fault isolation series are independent of the CCA tests and are therefore considered only "checks" of proper operation. Page 2 of the Fault Isolation TR describes the five "checks" under TESTX1 through TESTX5. The Patchbox Adapter Circuit itself consists only of one 7408 Quad 2-Input AND Gate which makes the testing quite simple.

The PATCHBX subroutine begins on line number 10470 and ends on line number 10730. There are no loops in this test series and all tests use the FIT subprogram instead of the FNTEST function which is used for CCA tests. The Pulse Generator and Digital Write Card are used to apply the signals to the circuit and the Frequency Counter and Digital Multimeter used to obtain the readings. The comparison of readings to the TR limits is performed by the FIT subprogram in lines 10580, 10600, 10620, 10660, and 10680. A pass/fail Boolean code is returned by these subprograms in the X1-X5

variables and if any of these are a "l", a failure, then the 7408 AND gate must be replaced.

#### CONCLUSIONS

The software developed for this thesis project performs automated testing of the CCA used in this project in accordance with the Naval Acceptance Test Requirements. This software also performs automated fault isolation procedures on the CCA whenever failures occur during the Acceptance Test. A complete circuit analysis must be derived in order to develop the fault isolation procedures for the various circuits on the CCA. Faulty or defective components can then be isolated quickly and easily by the automated test set, TE304.

The TE304 Automated Test Set provides faster and more reliable testing and fault isolation than previously used test sets. The amount of operator intervention is reduced to connecting only a few measurement probes to the components on the CCA and then pressing the CONTINUE key on the Hewlett Packard 9826 computer. Defective components are then isolated automatically and the part numbers displayed on the screen, printed on the printer, and also stored in an array for future use.

This thesis project provides the Naval Ordnance Station in Louisville, Kentucky with a set of concise and well formatted computer programs which test and fault isolate the CCA efficiently and reliably. Complete circuit analysis, the design and construction of interface circuitry, the development of fault isolation procedures, and the writing of the software all combine to make this project a success.

#### BIBLIOGRAPHY

- Budak, Aram, <u>Passive and Active Networks Analysis and Synthesis</u>, Boston, Houghton-Mifflin Co., 1974.
- Hewlett-Packard Co., BASIC Language Reference for the HP 9826 and 9836 Computers, Fort Collins, Colorado, Hewlett-Packard, 1981.
- Hewlett-Packard Co., <u>BASIC Programming Techniques for HP Series</u> 200 Computers, Fort Collins, Colorado, Hewlett-Packard, 1982.
- Hewlett-Packard Co., <u>Multiprogrammer Model 6940B</u>, <u>Operating and Service Manual</u>, Hewlett-Packard, 1979.
- Hewlett-Packard Co., Synthesizer/Function Generator 3325A, Operating Manual, Hewlett-Packard, 1978.
- Hewlett-Packard Co., 6034A System DC Power Supply Operating and Service Manual, Hewlett-Packard, 1981.
- Hewlett-Packard Co., 5335A Universal Frequency Counter, Operating and Service Manual, Hewlett-Packard, 1980.
- National Semiconductor Corp., <u>Linear Data Book</u>, Santa Clara, California, 1982.
- Hewlett-Packard Co., 8112A Programmable Pulse Generator, Operating and Service Manual, Hewlett-Packard, 1983.
- Hewlett-Packard Co., 8116A Programmable Pulse/Function Generator, Operating and Service Manual, Hewlett-Packard, 1982.
- Hewlett-Packard Co., 3457A Digital Multimeter Operator's Manual, Hewlett-Packard, 1986.
- Hewlett-Packard Co., 69321B Digital to Analog Output Card, Operating and Service Manual, Hewlett-Packard, 1975.
- Hewlett-Packard Co., 69331B Digital Output Card, Operating and Service Manual, Hewlett-Packard, 1975.
- Hewlett-Packard Co., 69332A Open Collector Output Card, Operating and Service Manual, Hewlett-Packard, 1975.

Smith, Ralph J., <u>Circuits</u>, <u>Devices</u>, <u>And Systems</u>, New York, John Wiley & Sons, Inc., 1976.

# APPENDIX A

ACCEPTANCE TEST REQUIREMENTS

- 3.0 TEST REQUIREMENTS.
- 3.1 TEST PARAMETERS. The input/output (J/O) test parameters for the unit are specified in Table I and apply when the assembly is operated in accordance with the conditions specified herein. The I/O code numbers of Table I identify related characteristics and specified toleranced I/O conditions applicable to test. I/O codes of the form XYOOO (ending with 3 zeros) identify related characteristics and conditions applicable to toleranced I/O codes starting with the same XY. I/O codes not ending with three zeros are the specific test parameters applicable to test.
- 3.2 ENVIRONMENTAL CONDITIONS. The tolerances of Table I apply when the item is tested in standard ambient test conditions as defined in MIL-STD-810.
- 3.3 COMMON INPUT/OUTPUT TEST CONDITIONS.

#### a. DC Voltages

- (1) +28.0 + 0.1 Vdc Pl pins 18, 19, and 43 referenced to P2-17 and 42.
- (2) +5.0 + 0.1 Vdc to P2 pins 24 and 48 referenced to P2-49 and 25.
- (3) -5.0 + 0.1 Vdc to P2-47 referenced to P2-49 and 25.
- (4) +/- 5.0 Vdc Return to P2 pins 49 and 25.
- (5) +28.0 Vic Return to Pl pins 17 and 42.
- (6) Connect 28 Vdc return to +5 Vdc return.
- b. Gated TTL Pulse Input. 18.5 msec burst of pulses and 666 msec off time.
  - (1) Pulse Characteristics
    - (a) Pulse width 800 nsec
    - (b) PRT 20 micro sec
  - (2) Gate Pulse Characteristics
    - (a) Pulse width 18.5 msec
    - (b) PRT 584.5 msec

#### c. Standard TTL Logic

- (1) Logic 1; +2.4 to +5.2 Vdc
- (2) Logic 0; 0.0 to +0.8 Vdc

SIZE	CODE IOE	NT NO.	DRAWING NUMBER		
SCALE: NONE		REV LTR		SHEET	5

#### d. Open Collector Logic

- (1) Logic 1; open (> 10 meg ohm resistance)
- (2) Logic Of; O to +0.8 Vdc

### e. 28 Volt Logic

- (1) Logic 1\*;  $\geq +25.0 \text{ Vdc}$
- (2) Logic 0\*;  $\leq +2.0 \text{ Vdc}$

#### f. Special Logic

- (1) 1‡; +1.0 to +10 Vdc (see Specific Use)
- (2) 0+; 0 to +0.8 Vdc

#### g. Line Receiver:

The differential input voltage of the line receivers, supplied from a matched source impedance, is nominally -12 mA times the total load resistance ( $2_L$ ). The corresponding logic of the (+) and (-) inputs is:

- (1) Logic 1; (+) input positive with respect to the (-) input.
- (2) Logic 0; (+) input negative with respect to the (-) input.

For test purposes the inputs shall be supplied by a line driver or equivalent circuit (See Figure 1). Line receiver inputs are P1-38(+) and P1-13(-), P1-39(+) and P1-15(-), P1-7(+) and P1-31(-), and P1-32(+) and P1-8(-).

### h. Line Driver:

The differential output voltage of the line drivers, interfaced with a matched impedance load, is nominally -12 mA times the total load resistance ( $Z_L$ ). The corresponding logic of the (+) and (-) outputs is:

- (1) Logic 1; (+) output =  $0 \pm 50 \text{ mVdc}$ (-) output =  $(-12 \text{ mA} \times 2_L) \pm 20X$
- (2) Logic 0: (+) output =  $(-12 \text{ mA x } Z_L) + 20X$ (-) output = 0 + 50 mVdc

For test purposes the output lines shall be interfaced with a line receiver or equivalent circuit (See Figure 2).

Line driver output is PI-35(+) and PI-33(-).

SCALE: NONE		REV L	<u> </u>	SHEET	6	
A	1		<u> </u>			
SIZE	CODE IDE	NT NO.	DRAWING NUMBER			

- Loads. The following loads are to be realized using components that meet or exceed the specification contained herein.
  - (1) Interconnect a 5.6K ohm ±5% 1/4 watt resistor from +28 Vdc ±5% to P1-3.
  - (2) Interconnect a 1.0K ohm ±5% 1/4 watt resistor from 5.0 Vdc ±5% to P2-9.
  - (3) Interconnect a 1.0K ohm ±5% 1/4 watt resistor from 5.0 Vdc ±5% to P2-12.
  - (4) Interconnect a 1.0K ohm ±5% 1/4 watt resistor from 5.0 Vdc ±5% to P2-13.
  - (5) Interconnect a 1.0K ohm ±5% 1/4 watt resistor from 5.0 Vdc ±5% to P2-15.
  - (6) Interconnect a 1.0K ohm ±5% 1/4 watt resistor from 5.0 Vdc ±5% to P2-37.
  - (7) Interconnect a 250 ohm +5% 1/4 watt resistor from 5.0 Vdc +5% to P2-38.
  - (8) Interconnect a 1.0K ohm ±5% 1/4 watt resistor from 5.0 Vdc ±5% to P2-41.
  - (9) Interconnect a 5.6K ohm +5Z i/4 watt resistor from ground to Pl-1.
  - (10) Interconnect a 5.6K ohm +5% 1/4 watt resistor from ground to P1-26.
  - (11) Interconnect a 1.0K ohm  $\pm 5$ % 1/4 watt resistor from 5 Vdc to P2-10.
  - (12) Interconnect a 1.0K ohm +5Z 1/4 watt resistor from 5 Vdc to P2-44.
- j. Terminations: Connect pins P1-17, P1-27, P1-42, P2-14 and P2-17 to ground.
- 4.0 ADJUSTMENTS/TAILORING. Tailor R3 for proper timing in I/O code 31010.

SIZE	CODE IDE	NT NO.	DRAWING NUMBER		
A					
SCALI	E NON E	REV L	-TF A	SHEET	7

	TAE	BLE I INPUT	OUTPUT	CHARACTERISTICS		·
I O CCDE	CHARACT	ERISTICS AND INPU	T: OUTPU	T CONDITIONS	NOMINAL AND UNITS	TOLEF MICES
10000	RESISTANCE MEAS	•	the in	dicated mints		
10010	Resistance from			arcated points.	1.0 ohm	1
10020	Resistance from		•		1.0 ohm	max
10030	Resistance from		•		1.0 ohm	max
10040	Resistance from		_		1.0 ohm	max
10050	Resistance from				1.0 ohm	max
10060	Resistance from		_		1.0 ohm	max
10070	Resistance from				1.0 ohm	max
10080	Resistance from		•		1.0 ohm	max
10090	Resistance from				1.0 ohm	max
10100	Resistance from		-		1.0 ohm	max
10110			•			
10120	Resistance from		_		1.0 ohm	max
10130	Resistance from		•		1.0 ohma	taax
	Resistance from		•		1.0 ohma	DAX
10140	Resistance from		•		1.0 ohm	max
10150	Resistance from	P2-11 to P2-19	•		12 Kohma	13
10160	Resistance from	P1-10 to P1-11			12 Kohma	13 11
11000	CURRENT DEMAND					
	Apply electrical 3.3.a. Measure	l power, as cal indicated curr	led out ent dem	in paragraph		
11010	+28.0 VDC CURREN	NT DEMAND			230 mA	max
11020	+5.0 VDC CURRENT	DEMAND			450 mA	max
11030	-5.0 VDC CURRENT	r Demand			60 mA	max
ــــــــــــــــــــــــــــــــــــــ		SIZE CODE IDE	NT NO	DRAWING NUMBER		<u> </u>
		A	H I, MU.	NSOMUN PRINCIPLE		
ļ		SCALE: NONE	REV LT	R	SHEET	8

	TAB	LE I INPUT	OUTPUT C	IARACTERISTICS	<del></del>	
1 O CODE	CHARACT	ERISTICS AND INPU	T/OUTPUT C	ONDITIONS	NOMINAL AND UNITS	TOLERANCES
20000	TIM REFERENCE VO					
	Measure TREF Vol	ltage at P2-2/.				
20010	TREF VOLTAGE (P	2-27)			+5.10 Vdc	+6.63 +3.57
21000	OA DC GAIN, AC	GAIN AND THRESH	OLD TEST.		ļ ,	
	DC Gain: Apply indicated (+) as corresponding or	nd (-) inputs.	DC stimul Measure	us to the the		
	AC Gain: Apply frequency and an Measure the cor	pplitude to the	specifie			
	DC THRESHOLD: A initial voltage corresponding or level and record	and increment utput changes t	in 10 mVd. o the spe	c steps until		
21010	VBMT DC GAIN				+0.10	+0.11
	Input: P2-3(+) ref P2-	) = +12.5 <u>+</u> 0.5 -2(-)	Vdc		\ \ <b>v</b> /\ <b>v</b>	+0.09
	Output: P2-26 ref P2-	-27				
21020	VBMT AC RIPPLE	GAIN			0.0723	0.0871
	Input: P2-2(-) ref P2-	), 1.00 <u>+</u> 0.5 Hz -3(+)	, 4.0 <u>+</u> 0.	5 Vp-p	Vrms/Vrms	0.0575
	Output: P2-26 ref P2-	-27				
21030	VBMT AC RIPPLE	CAIN			0.0100	0.0120
	Input: P2-2(-)	), 10.00 <u>+</u> 0.05 -3(+)	Hz, 10.0	+0.5 Vp-p	Vrms/Vrms	0,0080
	Output: P2-26 ref P2-	-27				
						ł I
<b>}</b>		SIZE CODE IDE	NT. NO.   DR	AWING NUMBER		L
		A				
		SCALE: NONE	REV LTR	В	SHEET	9

	TABLE I INPUT OUTPUT CHARACTERISTICS		
CCDE	CHARACTERISTICS AND INPUT OUTPUT CONDITIONS	NOMINAL AND UNITS	TOLERANCES
21040	VBMT AC RIPPLE GAIN Input: P2-3(+), 1.00 +0.05 Hz, 4.0 +0.5 Vp-p	0.0723 Vrms/Vrms	0.0871 0.0575
	ref P2-2(-)  Output: P2-26 ref P2-27		
21050	VBMH THRESHOLD INPUT VOLTAGE	-7.00 Vdc	-5.50 -9.00
	Input: P2-2(-` Initial Voltage = -5.0 <u>+</u> 0.5 Vdc ref P2-3(+)  Output: P1-48 = Logic 1		
21200	IFKT DC GAIN	+2.00 v/v	+2.40 +1.60
	Input: P2-29(+) = 1.5 ± 0.5 Vdc ref P2-28(-) P2-6 = Open		
	Output: P2-4, ref P2-27		
21210	Input: P2-28(-) = 1.00 ±0.05 Hz, 4.0 ±0.5 Vp-p, ref P2-29(+) P2-6 = Open	0.266 Vmas/Vmas	0.323 0.211
21220	Output: P2-4, ref P2-27	0.0050	
21220	Input: P2-28(-) = 10.00 ±0.05 Hz, 10.0 ±0.5 Vp-p, ref P2-29(+) P2-6 = Open	0.0250 V mas/V mas	0.0300 0.0200
21230	Output: P2-4, ref P2-27  IFKT AC RIPPLE GAIN	0.266	0.320
	Input: P2-29(+) = 1.00 ±0.05 Hz, 4.0 ±0.5 Vp-p, ref P2-28(-) P2-6 = Open	V zms/V zm:	
	Output: P2-4, ref P2-27		
	SIZE CODE IDENT. NO. DRAWING NUMBER	- <u>-</u>	
	SCALE: NONE REV LTR	SHEET	10

	TABLE I NEWT OUTPUT CHARACTERIST	ICS
	HARACTERISTICS AND NRUT CUTPUT TONECTIONS	NOMINAL AND UNITS TOLERANCES
21240	IFKL THRESHOLD INPUT VOLTAGE  Input: P2-29(+) Initial Voltage = 0.0 ±0.5 Vd:,	+0.79 +0.99 Vdc +0.59
	ref P2-28(-) P2-6 = Open  Output: P1-47 = Logic 1	
21250	IFKH THRESHOLD INPUT VOLTAGE	+4.20 +7.00 Vdc +3.20
	Input: P2-29(+) Initial Voltage = 3.0 ±0.5 V4c, ref P2-28(-) P2-6 = Open	
	Output: Pi-22 = Logic O	
21260	IFKL TTL OUTPUT  Input: P2-29(+) = 0.0 +0.5 Vdc, ref P2-28(-)	Logic 0
	P2-6 = Open	
21270	Output: P1-47  IFKL TTL OUTPUT	Logic 1
21270	Input: $P2-29(+) = 0.0 \pm 0.5 \text{ Vdc}$ , ref $P2-28(-)$ P2-6 = +28  Vdc	
	Output: P1-47	
21400	IFMT DC GAIN  Input: P2-5(+) = 1.5 Vdc, ref P2-30(-)	+1.78 +2.18 12/y +1.38
	Output: P2-31, ref P2-27	
21410	IFMT AC RIPPLE GAIN	0.266 0.320 Vrms/Vrms 0.211
	Input: $P2-30(-) = 1.00 \pm 0.05 \text{ Hz}, 4.0 \pm 0.5 \text{ Vp-p}, $ ref $P2-5(+)$	
	Output: P2-31, ref P2-27	
21420	IFMT AC RIPPLE GAIN	0.025 0.030 V ms/V ms 0.020
	Input: P2-30(-) = 10.00 ±0.05 Hz, 10.0 ±0.5 Vp-7 ref P2-5(+)	Ρ,
	Output: P2-31, ref P2-27	
	SIZE CODE IDENT, NO. DRAWING NUMBE	?
	SCALE, NONE REVILTE D	SHEET 11

	TABLE I INPUT OUTPUT CHARACTERISTICS		<del></del>
- O CCDE	CHARACTERISTICS AND INPUT OUTPUT CONDITIONS	NOMINAL AND UNITS	TOLERANCES
21430	IFMT AC RIPPLE GAIN  Input: P2-5(+) = 1.00 ±0.05 Hz, 4.0 ±0.5 Vp-p, ref P2-30(-)	0.266 Vrms/Vrms	0.320 0.211
21440	Output: P2-31, ref P2-27  IFML THRESHOLD INPUT VOLTAGE  Input: P2-30(-) = Initial Voltage = 0.0 ±0.5 Vdc, ref P2-5(+)	-1.00 Vdc	-0.80 -1.20
21450	Output: P1-45 = Logic 1  IFMH THRESHOLD INPUT VOLTAGE  Input: P2-30(-) = Initial Voltage = -1.0 +0.5 Vdc, ref P2-5(+)	-2.55 Vdc	-1.40 -3.70
30000	Output: P1-46 = Logic 0  FULL POWER, CDC(-) AND FPD LOGIC TEST  Apply ±5.0 Vdc and +28 Vdc supplies as called out in paragraph 3.3.a. Verify the outputs as indicated in table.		
	Test Input Outputs  P2-39 P2-41 P2-15  1 O† O O 2 1† O 1  Remove +5 Vdc		
30010	3 1† 1 1  FULL POWER, CDC(-) AND FPD LOGIC	Qua1	
	SIZE CODE IDENT. NO. DRAWING NUMBER		
	SCALE: NONE REV LTR	SHEET	12

	TAE	BLE I INPUT	оитрит с	HARACTERISTIC	:S		
CCDE	CHARACT	ERISTICS AND INPUT	OUTPUT	ONDITIONS		NOMINAL AND UNITS	TOLERANCES
31000	5 MINUTE TIMER	AND 250 MSEC TI	MER				
	Turn on the +5 P2-36. Wait a Apply +28 Vdc s Apply 9.0 + 0.1 Apply 2.0 + 0.1 Apply 1.3 + 0.1 Apply Logic 1† Apply TTL Logic Apply +28 Vdc s Measure elapsed	pproximately 1 timulus to P2-1 Vdc to P2-3 an Vdc to P2-5 an to P2-36.  O to P2-35 and upp 1y.	minute.  d Return  nd Return  d Return  P2-11.	to P2-2. a to P2-28. to P2-30.	und		
	P2-10 voltage s required for sp from P2-10 Logi to a Logic 0.	witches to a Lo ecified timing.	gic 0. :	Tailor R3 if elapsed time			
31010	P2-10 SWITCH TI	ME.				315 sec	330 300
31020	P2-9 SWITCH TIM	<u>e</u>				200 msec	250 150
32000	20 SECOND TIMER						
	Apply the same Turn off +28 Vd Measure elapase reapplication f	c supply for ap d time from +28	proximate Vdc powe	ly 10 second	s.		
32010	P2-12 SWITCH TI	<u>ME</u>				15 sec	30 10
33000	1.5 SECOND TIME	R					
	Apply the same Apply Logic 1 to Logic 0 to P1-3 to switch to Localled out in poseconds, apply switches to a 1	o Pl-34 and wai 4 and measure t gic 0. Apply a aragraph 3.3.b Logic 0 to Pl-3	t 5 secondine required purpose property to P1-34.	ids. Apply ired for P2-4-4-4-4-4-5 ilse train as Wait 5 Ty that P2-44			
33010	P2-44 SWITCH TI	<u>ME</u>				1.0 sec	1.25 0.75
33020	P2-44 LOGIC OUT	<u>PUT</u>				Logic 1	
		Luize Loone inc	ur no los	AWING MINOSE			
		A CODE IDE	N 1. NO.  DI	RAWING NUMBER			
		SCALE: NONE	REV LTR	A		SHEET	13

TABLE I INPUT OUTPUT CHARACTERISTICS						
I O CCDE	CHARAC	TERISTICS AND INPUT OUTPUT CONDITIONS	NOMINAL AND UNITS	TOLERANCES		
34000	3.3.b to P1-34. I/O code 31000.	CE LOGIC TEST  ulse train as called out in paragraph  Apply the same logic inputs as in  Apply the indicated logic input  sure the specified logic output				
	H S A H S A	P2-9 TP2-10 P2-10 TP2-13 TP2-9 P2-13 TP2-5 TP2-5 P2-37 TP2-3 P2-39 P2-19				
	1 ru 0 1 0 0	11111100111110	374768			
	2 11100	11111100111111	374778			
	3 100000	11111100111110	374768			
	4 nu 0 1 0 1	11111100111110	374768			
	5 Nu 0110	00000011000000	003008			
	6 m 1110	11110011110001	36361g			
	7 (00111	11111111110000	37760g			
	8 100010	00001111001:10	017168			
	9 001150	000000000000000000000000000000000000000	00002g			
		•				
		SIZE CODE IDENT. NO. DRAWING NUMBER	1222	<del></del>		
Ĺ		SCALE: NONE REV LTR	SHEET	14		

## APPENDIX B FAULT ISOLATION TEST REQUIREMENTS

## COMPARATOR POWER SEQUENCE:

- 1. Apply 9.0 volts to P2-3 and return to P2-2.
- 2. Apply 2.0 volts to P2-29 and return to P2-28.
- 3. Apply 1.3 volts to P2-5 and return to P2-30.

## GATED TTL PULSE TRAIN INPUT:

- 1. Pulse Characteristics
  - a. Pulse width 800 nsec.
  - b. Pulse period 20 usec.
- 2. Gate Pulse Characteristics
  - a. Pulse width 18.5 msec.
  - b. Pelse period 684.5 msec

I O CODE	· ·	NOMINAL :	
	CURRENT DEMAND TEST		
11020	,	230 mA 450 mA 60 mA	
	PATCHBOX TEST		
	Apply Logic 1 to adapter pin A33 (DW#2). Apply pulse train to adapter B34 with a 10 msec period and a 1 msec pulse width.	1	
TESTXI	  Measure pulse width at Adapter B32.	1 msec	0.5 1.5
	Apply Logic O to adapter A33 and measure pulse width at adapter B32.	0	0
	Measure TTL level of adapter A33.	LOGIC 0	0.8 vdc 0 vdc
	Apply Logic O to adapter pin A22 (DW#O).	LOGIC 0	0.8 vdc 0 vdc
TESTX5	· · · · · · · · · · · · · · · · · · ·	LOGIC 1	5.2 vdc 2.4 vdc
	TEST 90010 (U24 PULSE INPUT)	1 6 1 1	  -  -
	Apply Gated Pulse Train to P1-34 and measure pulse width with trigger level set at 2.4 volts.	20 usec	22 18

lũ		NOMINAL	
CODE	TEST DESCRIPTION	& UNITS	LIMITS
	VOLTAGE REGULATOR TEST	; ; ; ;	
200110	Measure R147.	25.8 vdc	27.58 24.51
200120	Apply 25 vdc to R142, measure R147.	25.1 vdc	
200130	Apply 13.6 vdc to R154, measure P2-27.		
200140	Measure R153.	10.106 v	
200150	Measure R151.	6.612 v	
200160	Measure R150.	5.712 v	
200170	Remove above stimulus, measure RI54.	13.6 vdc	14.28
	21000 VBMT SERIES TESTS	1 1 1	1 1 1
	Apply 20vdc to P2-3, ground P2-2.	7.10 vac	7.81
		6.45 vdc	
210030	Measure U21 pin 6, ref. U21 pin 7.	0 vdc	
210040	Measure voltage across RI30.	0 vdc	0.05
	Apply -20 vdc to P2-2. Measure U21 pin 10.	9.10 vdc	
210060	Remove dc stimulus and apply 10Hz 5vpp to P2-2, ref. P2-3. Measure AC gain	.01060  vrms/	.01166
	at U21 pin 10. Calculate (IO codes 210010/210020).	vrms   1.10	
	Apply voltage to U21 pin 1 equal to pin 2 - 0.5 vdc. Measure pin 12.		
	Measure U21 pin 2=pin 12/221 +5.7538	Qual	
210530	Measure P1-48.	Logic 0	
210540	Measure Q39 pin 7.	12.18 vdc	
	Apply voltage at U21 pin1 equal to pin2 + 0.5 vdc. Measure pin 12.	2.14 vdc	
		Logic 1	
	Remove stimulus and measure voltage across R135.	; 0 vdc	
	1	i	į

IŌ	1	NOMINAL	ļ
		& UNITS	
	1	1	
	21200 IFKT SERIES TESTS	1 1	
212010	Apply 3vdc to P2-29, ground P2-28.	i 19.10 vdcl	! 10.01
	Measure U20 pin 10.		8.19
		3.03 vdc	
		i i	2.73
212030	Measure U20 pin 6, ref U20 pin 7.	0 vdc	
212040	Measure voltage across RI19.	i 0 vdc	-0.01
212040	!	i o vac	-0.05
212050	Apply -2 vdc to P2-28.	13.1 vdc	
	Measure U20 pin 10.	1	11.79
		: .027	
	· · · · · · · · · · · · · · · · · · ·	vrms/	
	at U20 pin 10.  Calculate (10 codes 212010/212020).	vrms	
212410	Apply voltage to U20 pin1 equal to U20 pin 2 - 0.5 vdc. Measure pin 12.	24.8	27.0
	U20 pin 2 - 0.5 vdc. Measure pin 12.	vdc	22.0
212420	Check voltage at pin2 equal to	¦ Qual	+10%
	(pin12/221 + 5.7538).		-10%
212430	Measure PI-47.	LOGIC 0	-
212446	:  Measure Q38 pin 7.	:  2.18 vdc	(0.0 vdc
212440	theasure goo pill 7.		1.96
212 <b>45</b> 0	Apply voltage to U2û pinl equal to		
	pin 2 + 0.5 vdc. Measure pin 12.	1	1.93
212460	Measure F1-47.	¦LÚGIC I	
2.2.2			2.4 vdc
	<del>-</del>	ù vđc	0.05 -0.05
	drop across R125. Ground P2-6, check U20 pin1 equal to	i ¦ Qual	
	![(120*pin10 + 924)/153].	!	! -10%
	Measure voltage at U22 pin 1.	l8 vdc	19
		1 1	17
TestlA	Measure voltage at VR17.	18 vdc	
212524	 	   124   9   udo	17
	Apply voltage to U22 pin2 equal to pin 1 + 0.5 vdc. Measure pin 12.	24.8 vdc	27
	Measure P1-22.	LOGIC 0	•
			0.0 vdc
21254û	Measure Q37 pin 7.	(2.18 vdc	
		•	1.96
	Apply voltage at U22 pin2 equal to	2.14 vdc	
	pin 1 - û.5. Measure pin 12.		1.93  5.2 vdc
212300	Measure P1-22.		12.4 vdc
212570	Remove above stimulus and check		+10%
	U22 pin2=(pin12+180*U20 pin10)/181.		-10%

lυ	1	NUMINAL	ı
CODE	TEST_DESCRIPTION	18 UNITS	
3002	1	!	!
	21400 IFMT SERIES TESTS	' !	' ! !
		1	i !
214010	Apply 2.5vdc to P2-5, ground P2-30.		
	Measure U22 pin lù.		8.59
214020	Measure U22 pin 6.	3.44 vdc	
21.40.50		:   Ovdc	3.09
214030	Measure U22 pin 6, ref U22 pin 7.	uvac	U.U.
214646	i ¦Measure voltage across R104.	i ¦ û vdc	-0.01
214040	ineasure voitage acioss kiu4.		; 0.05  -0.05
214656	Apply -2 vdc to P2-3û.	13.1 vdc	
	Measure U22 pin 10.		11.80
	Remove do stimulus and apply lûHz 5vpp	.027	
	to P2-30, ref. P2-5. Measure AC gain	vrms/	. ú243
	at U22 pin lû.	vrms	
		2.78	3.058
	i 1	; !	2.502
21441ũ	Apply voltage to U23 pin1 equal to	24.8	27.0
	023  pin  2 - 0.5  vdc. Measure pin  12.	vdc	22.û
21442ŭ	Check voltage at pin2 equal to	¦ ùual	+10%
	(pin12/221 + 6.6398).		-10%
214430	Heasure P1-45.	LOGIC 0	
21			0.0 vdc
21444U	Measure ù36 pin 7.	2.18 vdc	
214465	 		1.96
	Apply voltage to U23 pin1 equal to pin 2 + 0.5 vdc. Measure pin 12.		
	Measure P1-45.	LOGIC 1	1.93
214400	i iedsuie i 1 45.		2.4 vdc
214470	Remove stimulus and measure voltage	û vdc	
	drop across RIÚ9.		-0.05
		10.2 vdc	
		•	9.7û
214520	Apply voltage to U23 pin6 equal to		
	pin 7 + 0.5 vdc. Measure pin 10.	1	22
214530	Measure P1-46.	LOGIC 0	0.8 vdc
		1	lû.ú vdc
21454û	Measure ú35 pin 7.	2.18 vdc	
		1	1.96
		2.14 vdc	
	pin 7 - 0.5. Measure pin 10.	1	1.93
214560	Measure Pl-46.	LOGIC I	
214570	 		2.4 vdc
	Remove above stimulus and check U23 pin6=(pin10+200*U22 pin10)/201.	i Qual	+10%
	1023 pino=(pintu+200°022 pintu)/201.	a F	-10%
		1	l !
			•
			! !
		•	•

lú	1	NGMINAL	
	•	& UNITS	
	CDC AND FPD LOGIC TEST		
300110	:  Measure Q26 pin 5.	1.26 vdc	1.39 1.13
3ÜÙ1∠Û	Measure û26 pin 3.	û.8 vdc	
300130	  Measure P2-41.	LOGIC 0	•
3ÚÚ l 4Ú	Remove 5 voit supply, measure P2-41.	LOGIC 1	
300150	¦ūround P2-39, measure ū23 pin 5.	1.26 vdc	
300160	Measure Q23 pin 3.	û.8 vdc	
300170	  Measure P2-15. !	LOGIC 0	•
300180	Open P2-39, measure P2-15.	LOGIC I	
	UI TIMER TEST		
310110	Upen P2_36 and measure Q5 pin 1 to 3.	ù vđc	0.05
	Ground P2~36 and short R4 for I second.	ù.7 vdc	
		û.37 vdc	
310140	Measure CR8	lù.5 vdc	•
	Open P2-36 and measure the time for the output at R17 to fall near zero.	315 sec	•
		10.5 vdc	
310170	Measure R18.	14 vdc	•
	INPUTS P2-11,35 TEST		
310210	Ground P2-!1 and P2-35 and measure CR8	2.31 vdc	2.54
310220	Open P2-11 and measure CR8	1 10.5 vdc	, -
310230	Ground P2-11 and apply 15 vdc to P2-35.	10.5 vdc	
	 	1 	} 
		• ! !	! ! !


10		NOMINAL :	
CODE	TEST DESCRIPTION	& UNITS	LLIMI12
	TRANSISTORS Q7/Q8 AND OUTPUT P2-10 TEST	] 	
	Open P2-11 and P2-36 and apply 12 volts	] [	
	to C3+ for about 0.5 seconds. Measure R26/R25 junction.	10 vdc	11 9
	Obtain a high level at Label 1 and		
	measure P2-10. Measure R28.	0 vdc	2.4 vdc 0.5
310340	Ground P2-11 and measure P2-10.		_
310350	Measure R28.	25.4 vdc	
	U2 TIMER TEST	; ; ;	
	Open P2-11 and P2-36 and measure R14	7.5 vdc	8.25
310420		.01 vdc	,
	Measure RI2 at U2.	0.7 vdc	, -
310440	  Measure P2-9.	LOGIC 1	•
310450	  Measure R9.	0 vdc	•
	Ground P2-11 and apply 12 volts to C3+ for about 0.5 seconds. Measure the time for P2-9 to switch to Logic 0.	! ! !	250 150
310470	Measure RIO at U2. !	0 vdc	; 0.1 ; 0
310480	Measure R12 at U2.	15 vdc	15.5
	U3 TIMER TEST	1 1 1 1 1	1
320110	Measure R45 at U3.	7.5 vdc	8.25 6.75
	Ground P2-36,wait 10 seconds, and	0.7 vdc	
	Measure C7+.	0.7 vdc	•
320140	i ¦Measure R48 at U3. '	12.7 vdc	
	Open P2-36 and measure time for U3	15 sec	30
	output at R48 to go low.  Measure C7+. 	)   >10 vdc 	; 10 ; 15 ; 10


10		NOMINAL	
CODE	: TEST DESCRIPTION	& UNITS	LIMITS
	P2-12 OUTPUT TEST	! ! !	[ [ [
	Open P2-36, wait for U3 timer to expire, and measure P2-12.	LOGIC 1	1
		5.3 vdc	5.83 4.77
320230	Measure R24 at Q20.	0 vdc	0.1
320240	Ground P2-36 and measure P2-12.	LOGIC 0	0
320250	Measure R49 at Q19.	¦0 vdc ¦	0.1
	U25 TIMER TEST	† 1 1	i i i
	Ground P2-11 and P2-35. Open P2-36 and apply 12 volts to C3+ for about 0.5 seconds.	7 1 6 1 1	
330110	Apply a Logic 1 to P1-34 and measure U24		0.8 vdc
330120	Apply Logic 0 to Pl-34 and measure		5.2 vdc 2.4 vdc
330130	Apply Logic 1 to Pi-34, open P2-11, and measure U24 pin 6.	LOGIC I	
		2.5 vdc	
	Ground P2-11, wait 5 seconds and measure (C28+.	0.7 vdc	0.77
330160	Measure P2-44.	LOGIC 0	0.8 vdc
330170	Measure R174 at Q45.	1.37 vdc 	1.57   1.29
	Apply Logic 0 to P1-34 and measure the time for P2-44 to switch to Logic 1.	! ! sec	0.75
		1	0.25 0
	1 1	;>3.3 vdc	3.3
330210	Measure R174 at Q45.	¦5 vdc	; 5.0 ; 4.8
	P2-1 INPUT CIRCUIT	† ! !	i ! !
	Apply the comparator power sequence.	! !	,   
340110	Ground P2-1 and measure R98 at Q34.	0 vdc	0.25
340120	Measure R143 at Q40.	3.2 vdc	•

10		NOMINAL :	
		& UNITS	
	Check if 10 code 340120 is below or above the tolerances.	; ; ;	
340130	Open P2-1 and measure R98 at Q34.	5.8 vdc	6.40 5.20
340140	Measure R143 at Q40.	0 vdc	
340150	Measure CR24 anode.	1.15 vdc	1.25
	P2-13 OUTPUT TEST	) 1 1	
	Apply the comparator power sequence. Open P2-1 and ground P2-36 and then open P2-36 and wait for U3 timer to expire.		
340210	Measure R38 R39 junction.	10 vdc	11 9
	Ground P2-35, open P2~36, and measure	LOGIC 0	0
340230	Apply 15 volts to P2-35 and measure	LOGIC 1	i
340240	Measure R63 at Q16.	0 vdc	0.25
340250	Ground P2-35 and P2-36 and measure P2-13	LOGIC 1	1
340260	Measure R63 at Q16.	0 vdc	0.25
	Open P2-36, ground P2-1, and measure P2-13.	LOGIC 1	1
	Measure R63 at Q16.	0 vdc	0.25
	P2-37 AND P2-38 OUTPUT CIRCUIT TEST		
	Apply the comparator power sequence. Ground CR25- and P2-14 and measure P2-38	LOGIC 0	0
340320	Measure P2-37.	LOGIC 0	0
340330	Open P2-14 and measure P2-38	LOGIC 1	1
	  Measure voltage from R30/R31 junction to  Q12 pin 7.	8.9 vdc	9.80 8.00
340350	Ground P2-36, disconnect CR25 ground, and measure CR25 cathode.	ll vdc	11.77
	Measure P2-38.	LOGIC 1	1
340370	Measure P2-37.	LOGIC 1	1 1

10		NOMINAL	
CODE	TEST DESCRIPTION	& UNITS	LIMITS
	;  Measure voltage from R30/R31 junction to  Q12 pin 7.	0 vdc	0.1
340390		0 vđc	0.1
		ll vdc	11.77
	Open P2-36, wait for U1 timer to expire, and measure CR25 cathode.	•	
340420	Open P2-1 and measure CR25 cathode.	1.2 vdc	3.75 0
	FLIP FLOP CIRCUIT TEST		
	Apply the comparator power sequence, ground P2-36, open P2-1, and measure R41	0 vdc	0.1
	• =	23.5 vdc	, •
	Open P2-36, ground P2-1, wait for U1	•	22
340540	Apply 28 volts to R50 at CR18 and R58 at CR17. Measure Q21 Vbe.	0.7 vdc	
	•	0.7 vdc	
340560	Measure Q21 Vce	0.1 vdc	0.2
	·	0.1 vdc	0.2
	Ground Q21 and Q22 bases and R37 at CR14 Measure R36 at CR17.		16.30 13.34
340590	Measure R35 at CR18.	28 vdc	30.80 25.20
1	Remove 28 volt stimulus and ground R50 and R58. Measure R36 at CR17.	0.7 vdc	0.77
340610	Measure R35 at CR18.	0.7 vdc	0.77
'		· '	

## APPENDIX C SCHEMATIC DIAGRAMS OF THE CCA








FIGURE 13 - CCA Parts Layout




FIGURE 14 - Computer Generated Parts Layout (Quadrant 1)




FIGURE 15 - Computer Generated Parts Layout (Quadrant 2)




FIGURE 16 - Computer Generated Parts Layout (Quadrant 3)




FIGURE 17 - Computer Generated Parts Layout (Quadrant 4)




FIGURE 18 - Voltage Regulator Circuit




FIGURE 19 - VBMT Op Amp Circuit




FIGURE 20 - VBMH Comparator Circuit




FIGURE 21 - IFKT Op Amp Circuit




FIGURE 22 - IFKL Comparator Circuit




FIGURE 23 - IFKH Comparator Circuit




FIGURE 24 - IFKL\_TTL Output Circuit




FIGURE 25 - IFMT Op Amp Circuit




FIGURE 26 - IFML Comparator Circuit




FIGURE 27 - IFMH Comparator Circuit




FIGURE 28 - Full Power CDC/FPD Logic Circuits




FIGURE 29 - Ul Timer and P2-11/35 Input Circuits





FIGURE 30 - U2 Timer and 07/08 Transistor Circuits



FlidURE 31 - U3 Timer and P2-12 Output Circuits




FIGURE 32 - U25 Timer Circuit




FIGURE 33 - Flip Flop and P2-1 Input Circuits





FIGURE 34 - P2-13 Output Circuit



,,

FIGURE 35 - P2-37/38 Outputs Circuit


## APPENDIX D PATCHBOX WIRING LAYOUT AND ADAPTER CIRCUIT

TABLE VI PATCHBOX JUMPER WIRES

	PATCHBOX	PATCHBOX	
outiku£	COURDINATE	ÇOORDINATE	DESTINATION
_			
F1-:	EI AA		5x 5
		LK1-B26	ADAPTER
F1-3	AA15		5X 8
5		LK1-B27	ADAPTER
P1~10		A14	SX 9
P1-11		A15	SX 10
P1-17	BB19		SX 29
21 12	0000	LAA7	GROUND
81-19	BB20		PSI +
P1-19	BB21	l l	ADAPTER
P1-43	DD20		MX 31
2521115		LD1	RELAY#4
GROUND		AA11	PS1 -
P1-22		A16	SX 11
P1-26	CC18		SX 12
5. 27		LKI-B25	ADAPTER
P1-27	AA24	<del>-</del> - :	GROUND
P1-34		A18	SX 13
F1-42	0019	B16	SX 28
DELAYUI		LA2	RELAY#1
RELAY#1		CC7	GROUND
P1-45		A19	SX 14
P1-46		A20	SX 15
P1-47		A21	SX 16
P1-48		A22	SX 17
TP1-1	LL17	B6	SX 18
TP1-13		В7	5X 19
TP1-14		B8	SX 20
TP1-15	MM21	В9	SX 21
TP1-16		В10	SX 22
P2-1	LL 16	<b>+</b> B19	5X 31
		LJ5	OC#3
P2-2		A6	5X 1
P2-3		A7	SX Z
P2-4		B18	\$X 3ú
P2-5		All	5X 6
P2-6		D2	RELAY#4
P2-7		B13	SX 25
P2-8		В14	5X 26
P2-9	GG30	<del></del>	SX 48
		LM3	DR#12
P2-10	GG18		SX 49
_		LP3	DR#10
P2~11	GG19	<del>-</del>	SX 27
		LF2	RELAY#6
ADAPTER		F1	RELAY#6
DW#O		K1-A22	ADAPTER
P2-12		Т3	DR#6
P2-13		R3	DR#8
P2-14	GG22	B12	SX 24

	PATCHBOX	PATCHBOX	
SOURCE	COORDINATE	COORDINATE	DESTINATION
-1-15	HH13	 K3	DR#14
F2-16	HH14	 B20	SX 32
F2-17	HH15	 DD7	GROUND
P2-19	HH17		SX 33
P2-25	JJ13	 C21	SX 50
		H2	RELAY#8
GROUND	EE7		RELAY#8
P2-26	GG32	 B22	SX 34
P2-27	JJ14	 C6	SX 35
P2- <b>28</b>	JJ15	 A9	SX 4
P2-29	JJ16	 A8	SX 3
P2-30	JJ17	 A12	SX 7
P2-31	JJ18	 C10	5X 39
P2-32	JJ19	 C11	SX 40
P2-33	GG34	 C12	5X 41
P2-35	JJ21	 D6	SX 52
P2-36	JJ22	 M5	OC#0
P2-37	KK13		DR#2
P2-38	KK14	 Z3	DR#0
		K1-B28	ADAPTER
P2-39	KK15		OC#1
P2-41	KK16	 J3	DR#15
P2-44	KK19 T15	 V3	DR#4
MX 33			SX 51
P2-47	KK22		PS3 -
GROUND	FF7		PS3 +
P2-48	LL13	 BB10	PS2 +
P2-24	HH22		SX A
RELAY#3	C1		MX 32
RELAY#3		K1-A13	ADAPTER
GROUND	GG7		PS2 -
P2-49	LL14		SX 73
	_	B2	RELAY#2
GROUND	HH7		RELAY#2
TP2-1	EE18		SX 43
TP2-5	EE22		DR#3
TP2-6	FF13		DR#7
TP2-7	FF14		SX 42
TP2-8	FF15		DR#5
TP2-9	FF16		DR#9
TP2-10	FF17		DR#11
TP2-11	FF18		SX 44
TP2-12	FF19		SX 45
TP2-13	FF20		SX 46
TP2-14	FF21		SX 47
TP2-15	FF22		SX 36
TP2-16	DD14		SX 37
SX B	D16		DVS +
SX C		DD10	PS4 +
SX D	D18	 	PS4 -

SUURUE (	PATCHBOX COORDINATE	PATCHBOX COORDINATE	(AES TIMATEGA
JOURGE C	COORDINATE	COORDINATE	DESTINATION
28 E	019		PS5 +
SX F	D20		DECADE COM
∃x G	D21	FF10	PS6 +
DX H	D22		DECADE IMEG
5x I	AA12 BB12	E26	FUNGEN
SX J			
5x K	CC12	G32	SCOPE CHI
SX L	DD12		DVS -
5X M	EE12	W11	DVM HI
MX A	W12	V 1 1	000
SX N MX B	FF12X12	X11	DVM LOW
5x 0		Y11	DVM C
MX C	Y12	111	DVM S+
SX P	HH12	711	DVM S-
RELAY#5	E2	2.11	DVII 3-
RELAY#5	E1	712	MX D
SX Q			COUNTER A
GROUND	JJ12 НН9	,	
SX R	KK12		COUNTER B
SX S	LL12	K1-B32	ADAPTER
SX T	MM12	AA8	GROUND
ADAPTER	K1-A17		GROUND
PULSE	J30	K1-B34	ADAPTER
PUL/FUN	J28	C30	PULSE EXT IN
SX 23	B11		ADAPTER
DW#1	Y4		ADAPTER
DW#2	X4		ADAPTER
JUMPER	MM1		JUMPER
MX 99	Z211 Kohm-+	Z20	MX 98
MX 100	Z221 Kohm-	2.2	
C1-1		Q13	MX I
C1-2		D7	SX 53
C1-2		Q14 D8	MX 2 SX 54
C1-6		Q18	MX 6
¢. 0		D9	SX 55
C1-7	R6	019	MX 7
C1-10	U6		MX 10
Ĉ1-12	W6		MX 12
RED PRB.	N7		MX 15
		D10	SX 56
BLACK PRB.	S7	R18	MX 16
	S7	C11	SX 57
	. L7	R19	MX 17
ORANGE PRB	. M7		MX 18
GREEN PRB.			MX 19
BLUE PRB.			MX 20
WHITE PRB.			MX 21
	. P7		MX 22
GROUND	E21	Z19	MX 97



.,,

K1 CONNECTOR




FIGURE 36 - Patchbox Adapter Circuit

## APPENDIX E

## FAULT ISOLATION FLOWCHARTS




FIGURE 37 - Voltage Regulator Circuit FI Flowchart




FIGURE 38 - VBMT Op Amp Circuit FI Flowchart







FIGURE 39 - 18Mil - 1

AD-A177 074 3/3 F/G 14/2 NI. UNCLASSIFIED END PATE FILLIED 4-87







The second process of the second process of the second sec




FIGURE 41 - (continued)




FIGURE 42 - IEMT Op Amp Circuit Fl Flowchart




FIGURE 43 - IFML and IFMH Comparator Circuits FI Flowchart




FIGURE 43 - (continued)




FIGURE 44 - Full Power COC, FFT Loans incomts FI Flowcharts





FIGURE 44 - (continued)






FIGURE 45 - Ul Timer Circuit : I Flowchart




FIGURE 46 - U2 Timer Circuit FI Flowchart





FIGURE 47 - 03 Timer Circuit FI Flowchart

FIGURE 49 - P2-11/35 Inputs Circuit FI Flowchart

STOP



Transistor Circuit FI Flowchart





FIGURE 51 - P2-12 Output Circuit F1 Flowchart

ipoteposi o 2=1 oppito imovito o o €s ett.






FIGURE 54 - P2-37/38 Outputs Circuit FI Flowchart




FIGURE 55 - Flip Flop Circuit FI Flowchart




FIGURE 56 - U24 Input Pulse FI Flowchart

## APPENDIX F ACCEPTANCE TEST PROGRAM

```
BUT PART AND RE. - Flady Sa
50
           PROCEDURE # - TPS 30004
5 ()
           FILE REFERENCE - AF188986
ن 🕶
30
3 (3
           PROGRAM NAME - 5188986 ACCEPTANCE TEST
100
110
           PROGRAMMER - MICHAEL D. PILKENTON
120
           DATE COMPLETED - MAY 1986
130
140
150
      1
           REVISIONS - CHANGE 1, 2044EC0346
160
170
180
190
            **********
200
210
220
       SUSPEND INTERACTIVE, RESET
230
       OPTION BASE 1
       COM /Mass_stor/ System$[16],Test$[16],Data$[16]
240
250
       COM /System_data/ Dept$[4],Cc$[4],Te$[10],Dot_d_p,Oot
 _f_p,Pass_word$[10]
260
       COM /Board_data/ Bd_no$[15],Rev$[5],Serial$[10],Tps$[
15],Bd_nm$[20]
270
       COM /Test_data/ Run_typ$[5],Awo$[10],Ote$[6],Tme$[5],
Equip$[17]
       COM /Softkey/ Hold, No_go, Intermed, Printer, Last_key$[8]
280
0.1
       COM /Data/ H1,Low,Dat(3,750),Ent,Repeater
290
300
       CSM /Failures/ 8d_p_p,8ad_parts$(190)[6]
310
       COM /Variables/ Inter_num, Error_num, Test
       COM /Pant/ Pant$(5,200)(81,[NTEGER Fig1 7600].8152-75
320
00), Pic3(7500), Pic4(7500)
330
       COM /Command/ Dom$[30],Fun$[30],Pul$[30],Pfn$[30],Cnt
$(80),Scp$[90],Dvs$[80]
       COM /Supply/ Ult(6), Crrnt(6), Fn(6), Which$[10]
340
350
       DIM Dummy$[40], Temp2$[24], Temp3$[24]
360
       ON ERROR RECOVER 380
370
       IF FNSub_check THEN 410
380
       LOADSUB ALL FROM "SYS_CONTRL"&System$
       LOADSUB ALL FROM "TST_CONTRL"&System$
390
       LOADSUB ALL FROM "DRIVERS"&System$
400
       OFF ERROR
410
420
       CALL Softkey
430
       ON KBD ALL CALL Key_stroke
       ON INTR 7,15 CALL Service
441)
```

```
IN INTR 3,15 DALL Service
       ENABLE INTR 7:2
⊸⊜ ∂
409
       ENABLE INTR 3:2
⇔30
490
       :---- BEGIN TESTS NOW
500
510
520
           CHECK THAT THE RIGHT PATCHBOX IS IN
531
       Meas ("A98", "E98", "B99", "D99")
540
       Relay(5)
550
       Dyms (4)
550
       Fit(FNDomr, 980, 1180, X1)
570
       Meas("-899","-099","8100","0100';
580
       Dur. a (4)
5911
       Fit(FNDomn,900,1100,82)
       Meas("-A98","-C98","-8100","-D100")
200
610
       Relay(-5)
620
       IF X1 DR X2 THEN
630
          Error_num=15
540
          LOAD "ENO_TEST"&System$
       END IF
050
                560
673
       "RESISTANCE MEASUREMENTS SERIES 10000
666
590
       RESTORE 700
790
       DATA 10010,18,29,10020,18,28,10030,19,32
710
       DATA 10040,20,8,10050,21,12,10060,22,5
720
       DATA 10070,43,50,10080,43,38,10090,44,41
730
       DATA 10100,45,26,10110,46,40,10120,47,25
740
       DATA 10130,36,31,10140,37,1,10190,27,33
750
       DATA 10160,9,10
750
       Law=0
220
       H_1 = 1
780
       FOR N=1 TO 16
791)
          IF NO = 15 THEN
300
             H_1 = 13000
310
             Low=11000
820
          END IF
830
          READ Dat(1,Cnt),A$,B$
          Stim("M"&A$,"D"&A$,"N"&B$,"P"&B$)
840
350
          Dums (4)
          Dat(2,Cnt)=FNDvmr
360
870
          IF FNTest THEN 340
          Stim("-M"&A$,"-D"&A$,"-N"&E$,"-P"&B$>
086
390
          IF Dat (3, Cnt-1) THEN
900
             Error_num=18
             LOAD "END_TEST"&System$
910
920
          END IF
930
       NEXT N
940
```

1

1

```
, ټټ
         CURRENT DEMAND SERIES 11,000
353
\mathfrak{I} = \{
       Relagiti
380
       Relay(2)
300
       Relay(3)
1000
       Power_set (1,28,.25,1)
1010
       Power_set(2,5,.5,1)
1020
       Power set(3,5,.37,1)
1030
       RESTORE 1040
       DATA 11010,230,11020,450,11030,60
1:)\rightarrow 0
       DATA 27.9,28.1,A31,4.9,5.1,A32,-4.9,-5.1,A33
1050
1060
       Low≖0
       FOR N=1 TO 3
1070
1080
          READ Dat(1,Cht),Hi
1-39-0
          Dat(2,Cnt)=1000*FNRd pwr/N
1100
          Dum=FNTest
1120
       NEXT N
1130
       Dvms (1)
1.140
       Meas("897")
1150
       FOR N=1 TO 3
1160
          READ Hil, Lol, A$
1170
          Meas(A$)
1180
          F.t(FNDvmr,Hil,Lol,Golts)
1190
          IF Volts THEN
1200
             Error_num=2
1210
             LOAD "END_TEST"&System$
1220
          END IF
1230
          Meas ("-"&A$)
1240
       NEXT N
1250
       Meas("-897")
       1260
       'PATCHBOX CIRCUIT TEST
1270
1280
1290
       Toggle(-1,-2,-3)
1300
       Relay:30
1310
       Taggle (1,2,3)
1320
       Stim("Q60","560","N29")
1330
       Doms(1)
1340
       Dw("1008")
       Pulgen(1,"10MS","1MS",0,5)
1350
1360
       Ents(7, '2.4")
1370
       Fit(FNCntr(3:,.5,1.5,X1:
1380
       Dw("0008")
       Fit(FNCntr,0,0,×2)
1390
1400
       Stim("-Q60","M60")
1410
       Fit(FNDomr, 0, .9, x3)
1420
       Toggle(-9)
1430
       Stim("-M60","-S60","M27")
1440
       Relay(6)
       Fit(FNDvmr,0,.8,84)
1450
```

```
しゅ・「三三"
1403
1479
       Fit FNDUmn,2.4,5.1.45
       Stime (-M27", "-N29")
IF K1 GR K2 GR K3 GR K4 GR K5 THEN
148]
1490
1500
          Toggle:-1,-2,-3)
1513
          Error_num=17
          LOAD "END_TEST"&System:
1520
1530
       END IF
1540
1550
       ITIM REFERENCE WOLTAGE BERIES 20000
1500
1570
       Dyms (1)
1580
       Dat(1,Cnt)=20010
1590
       H1*0.63
1600
       Law=3.57
1610
       Stim("M35","N29")
1020
       WAIT .5
1630
       Dat(2,Cnt)=FNDvmr
1640
       IF FNTest THEN 1610
1650
       Stim("-M35","-N29")
1660
       ·
1670
       HAC/DC SAIN TESTS SERIES 21000
1680
1690
       RESTORE 1980
1700
       ALLOCATE V_in(1800), V_out(1900)
1710
       FOR N=1 TO 12
1720
          READ Dat(1,Cnt),Hi,Low,Fr$,Am$,Pil$,Pi2$,Po$
1730
          Stim("I"&Pil$,"J"&Pi2$)
1740
          IF Fr $= "0" THEN
1750
             Stim("J29")
1760
             Fungen(.05,Am$)
1770
             Stim("-M"&Po$,"-N35","M"&Pil$,"N"&Pi2$)
1790
             Uin=FNDvmr
1790
             Stim("-M"&Pils,"-N"&Pils,"M"&Pos,"N35":
1800
             Dat(2,Cnt)=FNDumr/Uin
1810
             IF FNTest THEN 1730
1820
             Stim("-M"&Po$,"-N35","-329")
1830
          ELSE
1840
             Stim("-M"&Po$,"-N35","M"&Pil$,"N"&Pi2$;
1350
             Fungen (1.05, Fr $, Am $)
             CALL Dvm_time("5/3",1000,1,.002,0,0_in(*))
1360
1970
             Vin=FNDumrms(U_in(+,)
1880
             Stim("-M"&P:1$,"-N"&P:2$,"M"&Po$,"N35")
1890
             CALL Dom_time("1/3",1000,1,.002,0,0_out(*))
1990
             Dat(2,Cnt)=FNDvmrms(V_out(+) > Vin
1911
             IF FNTest THEN 1230
1920
             Stim("-M"&Po$,"-N351:
1930
          END IF
1940
          Toggle:-90
1959
          5tim( '-1"4P11$,"-J"&P12$ (
```

!

```
. . . . .
       NEST N
       DEALLOCATE With + .Visut +
1471
       DATA 21010,.11,.09,0,.12.5,1,1,34
1990
       DATA 21320,.0871,.3575,1,4,1,2,34
1990
       DATA 21030, .012, .008, 10, 10, 1, 2, 34
2000
       DATA 21040, . 3817, . 0575, 1, 4, 2, 1, 34
2010
       DATA 21200,2.4,1.6,0,1.5,3,4,30
2020
       DATA 21210,.32,.211,1,4,4,3,5)
2030
       DATA 21220,.03,.02,18,10,4,3,30
2040
       DATA 21230,.32,.211,1,4,3,4,39
2050
       DATA 21400,2.18,1.38,0,1.5,6,7.3-
2000
2070
       DATA 21410,.32,.211,1,4,7,5,34
2080
       DATA 21420..03..02.10.10.7.6.39
2090
       DATA 21430,.32,.211,1,4,6,7,39
2100
       IDC THRESHOLD TESTS SERIES 21000 DUNTINLES
2110
2120
       RESTORE 2400
2130
2140
       FOR N=1 TO 5
2150
          READ Dat(1,Cht), Hi, Low, Involt, Pils, F. L&, Hos & Lot
          Stim("8"&P:1$, "M"&Po$, "N29", "2 "&P:25
2160
2170
          Valt=Invalt
2180
          Okav=0
2190
          Interflag=Intermed
          REPEAT
2200
2210
             Intermed=0
2220
             IF involt<br/>
Low THEN
2230
                Ualt=Ualt+.31
2240
             ELSE
2250
                Valt=Valt=.31
2260
             END IF
2270
             DUS(UAL$(Volt)...1
2290
             Temo=FNDumr
             IF Logic=1 AND Temp L. - There are #.
2290
             IF Logic≄0 AND Temp (3 Temp) (4 €.
2300
             IF Involtation and test at them the a
2310
2320
             IF Involtable AND colt com Tetra cha a
          UNTIL Okay
2330
2340
          Intermed=Interflag
2350
          Dat(2.Cnt)=Volt
2360
          IF FNTest THEN 2160
2370
          Toggle(-10)
2380
          Stim("+B"&Pil$, '-M'&Po$, '-N_4 ) . - 2 20 18
2390
       NEXT N
2400
       DATA 21050,-5.5,-9,-4.99,1,1,17.1
       DATA 21248,.99,.59,-.81,3,4,15,1
2410
       DATA 21250,7,3,2,2,99,3,4,11,5
2420
       DATA 21440, -.d, -1.2, .31, 7.6, 14, 1
2430
       DATA 21450,-1.4,-3.7,-.99,7,-.1-.
2440
2450
```

```
. --
                                                        •••••••
. --
    . - 7
   . -- *
   _ -
     _ - .
      _ _ _
  . - -
                                                         The second of th
                                                                             in the state of th
                                                                           HOUSE HOUSE SUPPLIES OF THE TOTAL SERVICE SHOULD PART I
    . --
   . -
                                                        entre de la companya de la companya
La companya de la co
     . -
  _ . -
                                                               eswer_set with his
eswer_set rivings
Sunger in it
  _ - •
   . .
   . - .
                                                        - 1979年7 - 1995年
- HTMBがJRBが、ちょうに対し、
- HOUGBが、TELL は、こちらってのけなっていみって、それが、、これなり、120NSM)
- HOURD になって、1995年 1997年 1997年 1997年 1997年 1997年
   · · .
   . • •
   . • ...
   . . .
                                                                   ~ . <del>.</del>
```

```
m — m. sie lies as stemš
                           . ; .
        internation of the state of th
```

20 Jan Meel TimeR SERIES 31000

```
3 -0 °
3479
       Stime (1249), (248)
3480
       T_1 m = 1
3490
       GOTO 3510
3500
       T_{im}=2
3510
       Toggle(-1)
       00(100)
3520
       IF Tim=1 THEN
3530
3540
           Start=TIMEDATE
3550
           REPEAT
3960
              Secs=60-INT((TIMEDAFE-Star* MCD 5)
              DISP """60 SECOND HOLD """:Secs: seconds to p
3573
o "
3580
          UNTIL TIMEDATE-Start >= 51
3590
       ELSE !BEGIN 330 SECOND WALT
          Start=TIMEDATE
3600
          REPEAT
3610
3620
              Secs=330-INT(TIMEDATE-Start
              DISP """330 SECOND HOLD (11); Secsit seconds to
3630
ão.,
          UNTIL TIMEDATE-Start>=331
3640
3650
       END IF
       Taggle(4,5,9)
3660
3670
       Power_set(6,0,.25,1)
3680
       Dw("0")
3690
       Temp=Intermed
3700
       Intermed≕Ü
3710
       Oc("1001")
3720
                    ITURN ON 29 VDC
       Toggle(1)
3730
       Start=TIMEDATE
       Cnts(10002,".8,.3",11;
3740
3750
       REPEAT
           Secs=INT(TIMEDATE-Start |
3760
          DISP "300 SECOND TIMER TEST: TIME ELHERSU: Dieses
3770
"seconds"
          Dummy $ = FNDr $ ("8" )
3780
       UNTIL NOT MAL (Dummy $ (14,14) - OR TIMELATE - Start Sh
3790
3800
       End1=TIMEDATE
3810
       End2=FNCntr
3820
       Intermed=Temp
3830
       Dat(1,Cnt)=31010
3840
       H_1 = 330
3850
       Law=300
3860
       Dat(2,Cnt)=INT(End1-Start
3870
       IF FNTest THEN 3500
       Dat(1,Cnt)=31020
3880
3890
       H_1 = 250
3900
       Law=150
3910
       Dat(2,Cnt)=1000+End2
       IF FNTest THEN 3500
392U
```

```
•
. .
```

```
en agrico de la compansión de la compans
                                                                                                                                                                                                                                                         The second secon
. . .
                                                                                                                                                                                       - ·
                                                                                                                                                 The second secon
                                                                                                                                               n this property of the second 
                                                                                                                                            . . .
   • "
                                                                                                                                                              ra marejetrarij
Li elikulturiji ilej
    _ ...
                                                                                                                                                                                          Temple Time emants in its
    . . .
                                                                                                                                                                                       Temp_$ -jal≠Temp/$.la.ia.
   _ -
                                                                                                                                                                                          Temp18. *. * = Temp38 1 ....
                                                                                                                                                                                             Tangua i garangia Labada
      • .
                                                                                                                                                   الحارجين والمراجين والأحيان المراجع ومحمل وجمحم مراكي
      •
                                                                                                                                                         lengel wo lenguisu
                                                                                                                                                            in the second se
                                                                                                                                                      معيا ومساوعها
                                                                                                                                                      * = + ≥ , $ = .
      .
      •
                                                                                                                     organia radionina na katamat
                                                                                                           eriā elijo antika elijo antika kara elijo antika kara elijo antika elijo antika elijo antika elijo antika elijo
Britania elijo antika elijo antik
      ⊸ • ,
                                                                                                           •
      . . !
                                                                                                          , ···
                                                                                                        -- 3 --
       . --
                                                                                                           المراكب والمراج والأنوار كالمستأن استأسون
       . .
                                                                                                           THE HOUSE TAILS AND TO SEA
       . -- -
                                                                                                             . .
                                                                                                              _- ·
                                                                                                           Jeffer Baston (1991) is a second
       . .
         . .
         . .
```

```
- - -
  . • • .
                          1733 + 4.
Li
   - · -
  ---
                           เอาลการไม่"<u>ยั</u>นครัย
  → ~ ÷ .
  - •
                            -5-5-
                              Secsel - Mar - 1.កាមរិកមែកShart - M.J. e
   → ~ ;
                            U.ah ... result) mills ... theist ... erings to gr
UNTIL TIMELHTEH orang mels
  _ - -
  GranteTiMeim E
                           Tempalntenmed
                            jerakomasa.
  - <u>-</u> .
                            1133.9 .
  . . .
                           _: .
 · .
                            -----
                                      Clar tit seliche TimeR Tes () Time sementer (sens)
  - <del>-</del> - .
  seconds "
                                      Jummy$≃f\Zr$ £
                       CONTILL HE Commission of Timesh bearing
  - . . .
                       Endie Timele TE
  - . . .
 2 . T .
                          ,ntermed=Temp
                            131 ..... = 1...
  ^ <u>.</u> . ,
                            ₩ : 3 . .
                 Lov≓i.
Sato Siloto Femblestant
Sportister
  - - .
                          THE FATAGE THEY HAVE
 - . . .
                          _ C .
  # . 4 °
                            ***************
  - _ . .
                        ==;-,-
- 11
                           EMINATED AND STATE OF THE STATE
                              ************************************
  rial Ensi
  Fundamental English to start
 -15 to 200
```

## APPENDIX G

## FAULT ISOLATION PROGRAM

```
CUT PART AND REVERSE
= 1
           PROCEDURE # - TPS 71014
رَ د
           FILE REFERENCE - FR138936
           PROGRAM NAME - FISSPSS FAULT (SULHTION
           PROGRAMMER - MICHHEL 3 PILKENTON
           DATE COMPLETED LMH - 1465
14)
150
           REVISIONS - CHANGE 1, LUMBELUSTAE
153
170
180
193
200
210
       SUSPEND INTERACTIVE, RESET
223
       OPTION BASE 1
       COM /Mass_stor | System#(lb),Test# lb),Cata#.lb
230
       COM System data/ Dept$(4), Co$(4), Te$(10),Cot.d p.urt
_f_p,Pass_word$[13]
t_pnass_word$[13]
      151,8d_nm$[20]
250
      -CDM /Test_data/ Run_typ$(5),Awo$(10),Cte$(5),The$(5),
Equ: 5$[17]
270
       COM
           -Softkey/ Hold,No_qo,intermed,Printer,Last_ke.$.±
290
       MCC
           "Data: Hi, Low, Car 3, TRO (Chr. Repeater
       COM
296
           Failures Bd_p_p,Bad_parts: lastes)
3 33
          ୍ୟ artables: (nter_num,Error_num, est_t.aç
       COM
       DOM - Part - Part: 8,200 (30,000ESER Acc. Thousis-cou
* : 3
00 - P:53 - 7500 - P:54 - 7500
      COM / Dommand Dom&(do), Fun&(di), Pu.$(e), .-+n&(/ ), .--
320
$(801,Scp$(90),DUs$(80)
330
      COM /Supply/ With& Connt by, En 51, which$....
       DIM Dummy$(40), Temp2$(24), Temp3$(24),8:*$.24
340
350
       DIM Right$(32),Wrang$(32),Butbuts$ 7
350
      ON ERROR RECOVER 391
      IF FNSub_check THEN 413
370
       LUADSUB ALL FROM "SYS_CONTRL"&bystems
380
      LOADSUB ALL FROM ITST_CONTRLIGS, stems
390
       LUADSUB ALL FROM IDRIVERS & Systems
41)()
      OFF ERROR
413
      ON ERROR RECOVER 573
420
      FOR X=1 TO LENEBOLNOS
430
          440
```

٠,٠

```
∖₁Ë '
~ -
       - Ed:F=5d_0:$.1. -1.
--58.3N :#Dar | TJ :Bd:64'+'61'est:$
→ ⊃ ≥
        ENTER Blat; Parts *
⊸ರ⊍
        HSSIGN aDat TO Bosk 11118 ests
49)
= )
        ENTER @DatiPicl *:
≒ 1 1
        ASSIGN BOM TO BOSK WINGS S
~ _ :
        EM™ER @Ca+:H:cl →
a • ,
        Habian #Dat To Bd$6125 4Test$
        ENTER BOAttRips *
        5 5 5
زوة
        ENTER BLanch to the
= 73
        ټ <del>.</del> :
        ್ರಾರ್ಕ ಕ್ಷಣಕ್ರಿಗ
٠ 🚅 `
        IHLL Borrkey
5.1
        IN KOL ALL IHLL TO, _stroke
        IN INTR 3,15 DALL bendice
IN INTR 3,15 DALL bendice
5.0
523
÷ 1 ]
        ENABLE INTR 7:2
        ENABLE INTE BIL
Ç ⊶ .
• • ·
55.
             JAEUA FOR JURREOT RATUAGUR
z <sup>-</sup>
÷ ÷ .
-
        Meas was lists light light
        Çeley 🤏
        J. ms 👊
- T :
        F.+ FMD mr. +, ,, 11, ,, , 12
        Meas - 2844 : 244 : 8.7 / 2.1
-_
        .. ms --
        - -
        Meas -⊷73 ( ) + 75 ( -8.
٠.
        one of the contraction
 .
          Eccity Jour#in
           7. .
3 2
÷ 🛶
             المارات والمستشول الماراء المراتضون
<u>-</u>-
15
        St.m. Million Direct Park
31.
g 🕶 ,
        _ .ms →
        Est END mess.
• ;
        Standard Control Control Control
٠.,
        January Talen
÷ _
           رو رساد موساسا الوجاد المراجع المام الم
Ş ₹
v ...
```

```
- <del>-</del> - -
           Error_num≖id
           LOHD 'END_TEST'&Systems
35)
       END IF
a = q
960
        ---APPLY POWER AND SET CURPENT---
300
       DATA 11010,.23,.01,11020,.45,.01,11030,.06,.01
1000
       Relay(1)
1013
       Relay(2)
1320
       Relay 8:
1330
       Power_set(1,29,3)
1040
       Power_set(2,5,3)
1050
       Power_set(3,5,3)
       WAIT 2
1000
1373
       Flag=0
       RESTORE 990
1080
1390
       FGR X=1 TG 3
1100
           READ Dat(1,Cnt),HI,Low
1110
           Dat(2, Ent = FNRd pwr(X)
1120
           IF FNTest THEN Flag=1
       NEXT X
1130
1140
       IF Flag=1 THEN
1150
           PRINT CHR$(12); "ONE OR MORE OF THE POWER SUPPLIES
1.5"
1150
           PRINT "EXCEEDING IT'S CURRENT LIMIT."
1170
          PRINT
1130
          PRINT "DO YOU WISH TO CONTINUE WITH THE TEST?"
           Hun $= FN Input $ (40,4)
1200
           IF Hun$[1,1] <> "Y" THEN LOAD "END TEST"&System$
1210
       END IF
1220
       Togg1e(-2)
1230
       Relay(3)
1240
        Taggie: 2
       PRINT CHR$(12):"WOLTAGE REGULATOR TEST
1250
1250
       Goan
----
       30T0 T20910
1180
1240 Menu: PR(NT CHR$ 12)
1300
      PRINT BOARD 5188986 FAULT ISOLATIN MENUT
1310
       -2₽:¼₹
1323
       PRINT '1) 10010-13160
                                     10: 3:0100
1330
       PRINT 424
                                     111 71010-31010"
                   11010-11030
1340
       PRINT 13.
                                          32010"
                    20010
       PRINT 14
135)
                   21010-21040
                                     13
                                          33010-33925"
                   21050
1350
       PHINT 15
                                     14: 34010-340401
       PRINT "6"
1370
                   21200-21230
                                     15. 34050-34100"
       PRINT "71 21240-21270
1:80
                                     16 | 90010"
1390
       PRINT "9"
                   21460-21430
                                     17: PATCHBOX*
       PRINT 49
] 44 () ·)
                    21440-21450
                                     18
                                           EXIT
       CP!N+
1410
       PPINT
1-42-1
       SOLVE
\frac{1}{2} \rightarrow \frac{2}{2} \rightarrow
```

```
PACING RENGER THE NUMBER FURNITHE TOTAL SERVES OF THE
      PRINT PTD RUNG P
_ _ = [
       ON ERROR RECOVER Mend
1.400
       SeleUALIENINDU-1 9,17.
1470
       OFF ERROR
1⊶33
1493
      IF Selvi DR Selvid THEN Menu
1830
       IF Selvio THEN 1920
       ON Set GOTO 710000, 711000, 728010, 721010, 721040, 721200
1513
. T21240, T21400, T21440, T30010
1523 ON Set-10 3070 731315,732915,733615,73\mu,15,73\mu,15,73\mu,
31J.Patchbx.Finished
1539
1540
1550 T13000:PRINT CHR$ 12 ('Tests 10010-10160 are string):
tests.
1500
       PRINT
1570
       PRINT 'Use the TR AND schematics for board filesfee to
     PRINT 'locate any fault.'
1580
1590
      PRINT
       PRINT
1500
       PRINT 'Replace Rib2 1' test 1915' talled."
1610
       PRINT
1013
       PRINT "Replace R163 if test 1,100 failed."
1530
1640
       Goan
155]
       GDTO Menu
1000
1670 T11000:PRINT CHR$(12);"Tests 11010-11036 are current de
mand tests"
      PRINT
1680
1590
       PRINT "Use the schamatics for board 5188986 to locate
1700
       PRINT 'any fault."
1710
      Soon
1720
       GOTO Menu
1730
1740 T2001U: PRINT CHR$ (12) - *** UCL TAGE RESULATER***
1.750
1760
       TUOLTAGE REGULATOR TEST
                                       SERIES 199158
1220
1280
       Dums (1)
1790
       Flag=0
1800
       Find_it("R148L","RED PROBE",2
      Find_it("R154L","BLACK PROBE".1)
1810
       Find_it("R147R","YELLOW PROBE",1
1820
       Find_it("R153R","DRANGE PROBE",13
1830
       Find_it("R151R","GREEN PRUBE",1
1840
       Find_it("R150R","BLUE PROBE",3)
1850
       RESTORE 1860
1860
1870
       DATA 200110,27.58,24.51,A17,200120,25.356,23.346,A17,
```

```
CHTH 200140.100811.4.801.418.100.55.745.80.745.80.445.8
Meask (B47%
_- ).
       =1R <=1 T0 7
. - . .
          ₽£40 Car 1,Car 1,H1,L0w,H$
:F X=1 THEN
. . .
             Stim: 'Efo'
.
. • • .
             Power_set 5,25,1
1443
          END IF
1450
, a = ,
          IF K## THEN
1497
             Toggle -A
             3t :m: '-656", '55
1449
             Power_se: 5,13.6,1
ENC :F
          IF X=7 THEN
2020
2033
             Toggle:-5
              St:m '-E5""
2040
2360
          ENC IF
          THEN CALL Meas HE
1360
           [F K≡3 THEN CHLL Stim("M35"
100
          Dat 2, Ont . = FND umr
           IF FNTest THEN Flag=1
1090
ال الم
           in xxxxx THEN CALL Meas 1-15H≯
           (F K=3 THEN CALL Stime 1-MER.
MEXT K
       Meas: -897")
2130
       IF Dat(3,Cht-7, THEN
2143
           IF Dat 3, Int-6 THEN
2150
             Found_bad: 'R147', 'R146', '117', 117'
2153
2170
           ELBE
              3070 22.0
2187
           ENC :F
2. 🕶 3
        ELSE
IF Dat 1, untito THEM
A 4 -
              Found_bad (VP.6), * Ple. (, * - 2)
Found_bad (VP.6) *, * #287 *, * - 204
1210
 2233
2240
           ELSE
              IR Dat 3,2nt-40 3R Dat 3,2nt-3 (2R Dat 3,2nt-2
 1150
 THEN
                 Found_bad* 'Rigj", 'PiFi , PiFi', PiFi
 2250
2270
              ELSE
                 IF Datis, Cht-1 OR Cat 3.355-7 HAND THE Dat
 2280
            THEN
 3, Cn+-6, 1
                    Found_bad:"@41", 241", 214"
 2290
                    Found_bad(' R141 '. Fi42 '.
                                                    ----
 2300
 49111
 2310
                 END IF
              END IF
 2320
```

```
_ : :
          5.142 1.5
       5%2 1F
. . .
       in hilag indik il 12.
Bullumenu
î is :
_ _ _
     -71101013344.NT 12443 111
233
 215
        SERIES LIVIN
<u>.</u> . . .
****************
2425
2413
       / LLICATE /Lin 1999 ( Laut 1999
        Jums .
_ +- ,
_ - - .
        Find_it (U21 , 14 PiN 341P U21P
       RESTINE 2460
L → 5 Å
1-12
        SATH (11001), 7.81,6.34,410,847,110 (10.7.1.6 81,46,847,
11.035,.31,-.01.47.86
      - CATA 110040,.05,-.05,810,M34,11005,010,11,8.19,A10,84
⊇⊶adu
7,210060..01166..00954.A10.897
2440
       | Stim( 12 ,/329),/719
150
        Fungen (15, 2001)
        .wH!<sup>#</sup> ∃
لہ تے۔
2513
       ≘lag=J
_ _ 3 .·
        FOR KHI TO 5
           ₹8AD Cat 1,3nt ,4:,20∞,4$,8$
_ ~ _
] = <u>-</u> .
               IF 1494 THEN CHLL Meas HS, ES
THEN
2580
                  Meas√A$
2893
                  Stim.8$
ls)
               END :F
               IF KER THEN
                  Stim - Tit, 181 , 214
-2-3
1510
                  Dus 1-25
                  ル⊢ : ▼
2 5 4
265
               ENC IF
               uat <u>L.int</u> ≢rND⊘mr
400.
               Me∋s (1-184%,1-188%)
JF X≖4 (THEN CALL Stim (1-188%)
_571
2630
こちょう
           ELSE
2733
               Togg.e:-9,-101
               5+îm+>-81<sup>6</sup>,>-429<sup>+</sup>,>-319<sup>-</sup>,>-11
272;
               5tim():117, [M17, 1327, [N2
               Fungen 1.35,1135,16953
CALL COm_time:12.5/31,1383,1,.032,0,0_in * 1
-47
- <del>- -</del> - 3
               Vin=FNDOmrms: U_int+:
2760
               Stim("-M1","-N2", 1435")
2779
               Meas A$
2790
               CALL Dvm_t:me ".05/3",1080,1,.532,0.√_out: ← 3
2790
               Dati2,Cn+ = FNDomrms V_out: * 1000in
           E'10 :F
2300
```

```
1:11
          ್ಕ ಕಾಶ್ಕಳ ಗೆಅಲ್≎ ಕ.ತ≎ಕ.
      HE CT &
2820
1830
       Meas '- 'sAl
       Toggles-9
28⊶,
      Stimul-111,1-321,1-4351
SEALLODATE Wiln * ,Wiset *
IF Dati3,Ont-4: THEN
2950
1360
1979
2880
         Found_bad( 1221
2990
       ELSE
1455
          IF Dat 3.Ont-50 THEN
             Fit:Dat/2.Ont-b/ Car L.urt-r ........
2913
2927
             IF Test9 THEN
2933
                Found_bad "U01", P13. . 4131 . . ...
2940
2450
               Found_bad #137 , #134 , ____ ;
2953
            END :F
2970
          ELSE
             IF Date3, Unt-6: UR Dat 3, unt-2 THEN
2980
2990
                Found_bad("R131", 'R132", ' 214 ', ' 221
3000
             ELSE
                IF Dat(3.Ent-1: THEN
3010
                  Found_bad( 'C14", 'C15', ' U21 '
3020
3030
                ELSE
                   IF Dati3, Cht-3: THEN
3040
3353
                      Found .bad("UR14"," R130"
3050
                   END IF
3070
                END IF
3080
            END IF
          END IF
3090
3100
      END IF
3110
     IF Flag THEN T21010
3120
     GOTO Menu
3130 [21050:PRINT CHR$(12)
3140
3150
        ***********
      TUBMH COMPARATOR TEST
3100
                               5EP(EB 1105)
3170
      3180
3190
     Find it("U21","14 PIN CHIP CLIP",1
      Find_it("CR24R","RED PROSE',3
3200
3210
      Doms (1)
      RESTORE 3220
3220
       DATA 210510,27,22,A12,B97,210520,0,0,A1,B97,21053...s
3230
,0,M17,N29,210540,2.4,1.96,A15,B97
       DATA 210550,2.35,1.93,A12 B97,213662,6.2,2.4,M17,N24,
3240
210570,.05,-.05,A1,B10
3250
      Meas("A2","B97")
      U_a=FNDvmr-.5
3260
3270
     Meas("-A2","-B97")
3280
     | IF U_a<0 THEN U_a=0
```

```
.- -- --
```

```
ر المراجع المر
المراجع المراج
                   + 55 ₹
                  e 🕶 saj
                             Hemologat (control do colono 400)

- Control do Horos (el Control de el Haris (el Control de el Haris (el Control de el Control 
. . .
: -
                              ok van THEN JAJJ Forgen in AJI - _a+.
1 - 2
: 1
                                in valor theta.
1 4 2
                                      7 : qq.e --
                                       : . .
                            E 142 . -
: 🛶
                            light light ship my
F 🛶 ,
                              ja sijat⊣et.
٠.,
                                      . ...
1 ...
1 4-5
                                       ž _____
-
                             ြို့မျိုးသုံးကို ∰ရွှေ∗ သိမာရုလေး မားပြုရွှေ≡ာ့သို့
* -- -
Ι __ -
                               JE KRI JR 185 THEN JACO STITL - SHE, - SES
                                .F k → IF k + 6 (HEN IHLL Mess) - 44%,1-138%
7 :-
* .- .
                   1. <u>E</u> 1. To 1.
: 4
                o je jar 3.jor≎ o 3<del>R</del> jar 3.jor∻4 o 1950
- 1
                          o Piund_bad ouli , Pile
: - ..
                             The Car Bulletie THEN
7 - -
                                      Hound_bad Pife / Piff / U21
يم شد د
7 G T
                               E _ E E
75 -
                                        THE Late To Letter Comment
                                                Houragead (1840)/1840)/ H1860// 1P180///CR
7 % 📮
. -
· - . .
                                        EL EL
                                               . -
                                                         lyar fygrige og wogar foget-go T⊟⊵N
÷ _ _
                                                         resing_searchise configuration
121
                                                 ÷ ---
                                                           in war Bower: There
                                                                -Arund<u>_</u>bad -Alin , ....
ت ج د
                                                         ENC :F
* 55 .
                                                 END 15
7-7
                                       ENC 16
168 j
352
                              E*(C ) F
7 3
                   END IF
3711
                   IF Flag THEN TLLUES
3729
                    3010 Menu
3730 T21200: PRINT CHR: 12
3 40
75.5
                       ***************
                    (FKT SP AMP TEST SERIES 212000
3750
7 779
```

## on a light of the second 3 ., -, 31., M\$3,,210383,14.41,11.79,A13,B . .: a.,,5; . ⊒ Гн<u>е</u>ч јншш Меаз∵Н\$,∄\$> . - = 5 ar They 7 - 1 - 14 ; 841; 1229° ar i jor =FNComp \*\*\* \*\* \*\* \*\* \*\* - \_ \_ ~\_\*.me.".1 3",1000,1,.302,0,U\_out:\*1) a. \_\_\_\_\_ =FNDumrms(V\_out(\*))/Vin astage feEt Flagel ----

្រក់ វ ួកក់ដ ខេត្តប

```
.4 Lat J._nt=1 (Hegy
→_ ⊃ J
            Hit Dat 1,0nt-b Coat 1,0nt-5 (1980)
(Foresta THEN
---70
-290
4299
               Found_bad (U2), ( P12) . .
4300
4310
              Found_bad*(@122*, @123 . ____)
4320
            END IF
4330
         ELSE
            IF Datif, Enter Off Cat 3, onthe Check
4340
4350
               →3500
            ELSE
               IF Dat(3,Cht-1: THEN
4320
                 Found_bad (012), 017 .
4390
4390
               ELSE
4400
                  IF Dat 3,2nt-3, THE%
                     Found_bad ( ) #13 1, 1 = 114
4410
4420
                  END IF
4430
               END IF
            END IF
4440
4450
         END IF
4400
      END IF
     IF Flag THEN T21230
4470
4480
      GOTO Menu
4490 T21240:PRINT CHR$(12)
4500
4510
      LIFKL COMPARATOR TEST
4523
                                   -5ER(ES 1114)
      4530
4541
4550
      Find_it("U20","14 PIN CHIP CLIP",2
      Find_it("ER24R","RED PRCBE",1
4560
      Find_it("R115C","9LACK PROBE',1
4570
4580
      Find_it("R116F","YELLOW PROBE",3
459 Ü
      Dyms(1)
4000
     Meas("A2","B97")
      U_a=FNDvmr-.5
4610
462Û
      Meas("-A2","-897")
4630
      IF U_a<0 THEN U_a=0
      Stim("I53","J29")
4640
4650
      Fungen (1), UAL$ (U_a))
      RESTORE 4660
4660
      DATA 212410,27,22,A12,897,212423,3,3,A2,8+ .21245...=
4670
,0,M16,N29,212440,2.4,1.96,A15,897
      DATA 212450,2.35,1.93,A12,B97,212461,6.1,1.4,M16,N14,
4680
212470,.05,-.05,A1,B10
      Flag=0
4690
4700
      FOR X=1 TO 7
         READ Dat(1,Cnt),H:,Low,A$,B$
4710
4720
         IF XO3 OR XO6 THEN CALL Meas H$,8$
4730
         IF X=3 OR X=6 THEN CALL Stim H$.8$
```

```
----
                                           , ,,
                                         · :: • •
                                        ÷ -
                                                                and the second
                                The second section is a second second
. -
                                         · .
→ 7 ...
. → ፣
                                          Lower of the same of the
...
____
                                - -
                                  ്
പ്രിചെയുന്നുളെ ഒന്നാലയുന്ന കുട്ടു.
. 4 ~
                                     al at jak kan "Heth jell stim i Softi - 5€$.
. - "
                                   ್ರವಾಗ ಕೃಷ್ಣಿ ಕಾರ್ಗವಿಗ್ನು ಎಲ್ಲ ಚಿಕ್ಷಕಾಗಿ ವಿಕ್ರಾಂತಿದೆ.
→7.7.
→♂ *
                     NE CT .
4977
                      Te 3, 4
                       Mess 4.00, 897
A * . . . .
                       g.+1J≢FNC mr
ياني فالمسا
... · · · .
                        ~ess --.} . -.
                        og , ty≢£NG , mr
ويسقي
_ · ~
                        Meas -4. . -84°
445
                       Gannes NT 1000+ 12 + 100+10+424 (計でいた) 1000
UE Carl Buchter (2円 Carl Buchter) (円田)
Epunduad (220) (1円14
...
_ - - - - :
-
- : : :
                        ĒLSĒ
                                  IF Jan 3 (Intro) THEN
                                          Found_bad 9115 (9117), Liv
A 3.2.3
# , * ]
                                  £_5£
                                            CA Car B. Carew Table
å , → ),
                                                      Found_bad (1254), (1258), (14224) (), (12425) (), (124
<u> ۽</u> ۾
_ --
5.5 c
                                             Ēw 3Ē
                                                                Jan Bizhoum Jan Bi horz Cabi
ā . •
                                                                Found_bad 238 / File
                                                       £∟∂€
                                                                 THE Car BUSHELL THEN
 5:32
                                                                         Found_bad Plif [ 11]
۶.23
                                                                 ž. šE
                                                                         F + .a.+3,1 lf.anna,.**.anna,(*5*a
 A 1 1
                                                                            (P Tests THEW
 ٠
١
                                                                                   round_bad (#124 . Mile ) ve
 5,5%
 ۾ . <sub>5</sub> ٿ
                                                                           £%0 :F
A: 75
                                                                 ENO IF
 519:
                                                       END IF
 A ( 4 )
                                            E'16 .-
                                   ENL :F
 وريج
                  ±14€ . 5
 THE HOUSE THEN TO LAND
 ج رين
```

```
.ā __ • ..
        IFKA COMPARATOR TEST
                                       SERIES 212500
       Find_it: (U22","14 PIN CHIP CLIP")
5290
524)
     RESTORE 5290
5:33
       CATA 212513,19,17,A1,897,212520,27,22,A12,89/,212530,
.3,J.M11,N29,212540,2.4,1.96,A15,B97
       CATA 212550,2.35,1.93,A12,B97,212560,5.2,2.4,M11,N29,
212570,J,G,A2,897
5323
      Stimu 154", "329")
2333
      Flag=0
574
       FOR X=1 TO 7
= 7 E )
          READ Dat'1, Ont), H1, Low, A$, B$
5350
          IF X=7 THEN
5370
             Toggle(-9)
             Stim("-154","-J29")
5380
2394
             Meas("A12","897")
5400
             Ja=FNDUmr
             Meas("-A12","A17")
5413
5423
             Uı≖FND∪mr
F439
             Meas("-A17","-B97")
5440
             Cor=INT(1000*(Vo+Vi*130)/181+.5)/1000
5450
             H:=1.1+Cor
             Law=.9*Car
5400
5470
          END IF
5480
          IF X⇔3 OR X⇔6 THEN CALL Meas(A$,B$)
5470
          IF X=3 OR X=6 THEN CALL Stim(A$,B$)
5500
          IF X=2 THEN CALL Fungen(0,VAL$(V_a))
5510
          !F X=5 THEN CALL Fungen(0,VAL$(V_a-1))
5520
          Dat(2,Cnt)=FNDvmr
5533
          IF FNTest THEN Flag≕l
5540
          IF K=3 OR X=6 THEN CALL Stim('-"&A$,"-'&B$)
===;
          IF XO3 OR XO6 THEN CALL Meas("-"&A$,"-"&B$)
          IF X=1 THEN
550)
5570
             Meas("A16","B97")
5580
             Uoltla=FNDvmr
5590
             Meas("-A16","-897")
5500
             U_a=Dat(2,Cnt-1)+.5
             IF U_a>20 THEN U_a=20
うらより
          END IF
5620
5630
      NEXT X
5540
       IF Dat(3,Cnt-7) THEN
5650
          Fit(Voltla, 17, 19, Testla)
5000
          IF Testla THEN
5620
             Found bad("UR12","(R125)")
5680
          ELSE
5690
             Found_bad("U22","(R115)")
END IF
```

```
A7.;
       ĒLĒĒ
= -23
         DE Dat Bluchtes OR Dat Bluchter THEW
5733
             Found_bad (UII), ( Pli4
874J
          ELBE
5750
             IF Cat 3, Cht-4: THEN
5760
                Found_bad/19341,19375, #114 1, 3803 11 19
2450
5770
             ELSE
5790
                (F Datk3, Ont-2) UR Cat 3, Ont-5 THEN
នក្នុក្
                   Found_bad( 1337), 118114
5800
                ELSE
5810
                   IF Dat 3, Int-1 THEN
                      Found_bad("P115", 'R117", JLL "
5820
                   END IF
5833
58-0
                END IF
5850
             END IF
          END IF
5860
5870
       END IF
5830
      IF Flag THEN 5280
5890
       GOTO Menu
5900 T21400: PRINT CHR$(12)
5910
5923
5930
       FIFMT OP AMP TEST
                                      SER!ES 21-000
5740
5950
5960
       5970
       Dums (1)
5980
       Find_it("U22","14 PIN CHIP CLIP")
5990
       RESTORE 5990
6000
       DATA 214010,10.50,8.59,A1J,B97,214020,3.78,3.09,A6.89
7,214030,.01,-.01,47,86
6010
       DATA 214040,.05,-.05,B10,M39,214050,14.42,11.50,A13,B
37,214060,.0297,.0243,A10,897
5320
      Stim("161,"J29","77")
       Fungen (, 35, "2.50")
6030
6040
       WAIT 7
6090
       Flag≖û
       FOR X=1 TO 6
5060
          READ Dat(1,Cnt),H1,Low,A$,8$
6070
6080
          IF X<6 THEN
6090
             IF X > 4 THEN CALL Meas(H$,8$)
6100
             IF X=4 THEN
6110
                Meas (A$)
6120
                Stim(B$)
6130
             END IF
6140
             IF X=5 THEN
6150
                Stim("-T7","87","L29")
6160
                Dus("-2")
                WAIT 7
6170
```

```
ნომ 19
მ∎ზ 2,3იზ ≉გომალი
= . <del>.</del> .
= 1 = 1
=100
               Meas - 13A$,7-13B$
jr k≖u 7mEN JALL Stim/ - 35$
5220
            ELSE
5233
               Taggle:-9,-10/
               Stim(1-87), 1-13/
Stim(1-87), 1-129/, 1-329/, -15
Stim(117), 1M7), 136/, 1N6
Fungen(1,35, 113/, 15/7)
SALL Com_time(12,5/3/,15/3/,1,7/2,3/, _in)*
5 ≟ → 0
6253
2003
5279
               U:n=FN8Umrms/J_10 *
5283
               Stime!-M7","-N61,"N351
5290
5300
               Meas AS
5313
               DALL Comitime (1.103 .1.00.1.00.2.00.2.00 isset 🔸
               Dat.2,Ent ≠FNC⊹mrms.._sut * . ......
5323
5330
            END IF
           IF FNTest THEN Flag=1
6340
        NEXT X
5350
6360
        Meas ("-"&A$"
6370
        Taggie(-9
        Stim('-17",'-3p','-N35')
5380
        DEALLOCATE /_in * ., /_put * .
5393
        IF Dat (3, Sht-4 THEN
5-00
541
           Found_bad(1,221)
        ELSE
5423
            IF Dat: 3, Ont-9 THEM
6430
               Fit(Dat(2,Ont-6 Dat 2,Ont-8 ,3.088,1.5.2.7est8
6440
5450
               IF Test8 THEN
                   Found_bad( 522 , 5 9105 5, 9106 . 010
545)
5 → 7 B
               ELSE
                  Found_bad 'R107", 'P108', ' 022 ', 1111 '
5480
               END IF
549)
5500
            ELSE
                IF Dat 3.Ont-6 UR Date3.ont-0 THEN
6510
                  Found_bad ($1)$ ($1)&1.
ວລົບປ
5530
               ELSE
                   IF Cat 3, Ent-1: THEW
0540
6550
                       Found_bad ('C13', 'C11',
ინი)
                   EL5E
6570
                       IF Dat(3,Sht-3 "HEN
                          Found_bad("P:2", 91)4
5530
                       END IF
559B
                   END IF
6600
               END IF
6610
            END IF
5620
        END IF
6630
        IF Flag THEN T21400
6640
5650
       GOTO Menu
5660 T21440:PRINT CHR$ (12)
```

```
- -
. . .
        ÇEMU ÇÜMEHRATÜR TEST ÇERRÇES ÇERÇES ÇER
111.
• 1
        #:>d_::: 023>, 14 P.N 34;P 32;P>,1
#:>d_::: 3814P>, #83 PELBE ...
#:>d_:: 18132F ...(EL43W_PFU8E ...
-773
----
       ಕ್ಷಣಕ್ತ: °೪13೪೭ , ≙೬ಈ೭k ಅ೪೮<u>೮೯</u>೭ .ಕ
5 <sup>2</sup>5 <sup>1</sup>
       ე⊹უs :
       Meas Al . By "
5 1∄ ∪
       ._a##N5Umn-.#
       Meas -H2 , -53
5743
      = : . .
5 3 I .
± 32.
      Funger 3..AL$ 0_a
       RESTORE 587.
5333
       CATA 214413,27,22,412,847,214423,30,342,847,214433...3
ಎಡಿ⊶೦
1.4470,...5,-..55,416,81
      = . aq = )
ಧರಕ್ಕೆ
      ್೯೧೯ ೇಕು ೯೧
5 E - .
          REAC Jat 1.3nt .m: .Low., A$ , 88
5 3 5 3
          (F v -3 DR k+16 THEN DHUL Meas H$,8%
227
          15 k=3 OR k=6 THÉN DALL Stim H$id$
5 ₹ 1...
          IF k≢5 THEN IALL Fungen J, AL$ __a+1
- - . .
          IF X=7 THEN
5423
5933
             Tagg:e -9
             Stime = 1831, -3291
5443
535)
          ENC 15
         []a+ 2,2n+ ≠F40 mr
5 45 2
          ·(편 ★★2 주무관됨
a 4 T )
            H:#1:1* Dat 1:161-1 Dulte:5745
H:#1NT 1:000*H:*:5 1 00
5-3.
5-37
7010
             Low=1NT-1303*Low+.5 - 1300
7919
          ENC :F
7030
          (F FNTest THEN Flag=.
7943
          [F X=3 DR <=6 THEN DALL 3*1707-754$,7- 56$
១ភូគិក្
          [F x+ 3 GR K+35 THEN GHLL Meas 1- 3H$] - 3H$
7,55
       NEXT X
7970
      IF Datis, Ont-7 OR Dat 3, Ont-3 THEN
7080
          Found_bad("U23",":R112 "
7096
       ELSE
7100
          IF Dat (3, Ent-6) THEN
7110
             Found_bad("R110", 'R111"," 523
7120
          ELSE
7130
             IF Dat(3,Cht=4) THEN
                7140
```

```
والمجاورة والأوارا والمحارية والمحارية والمحارية
                    requeques de la companya de la compa
 ₹.
                 عَد عَدَ
THE Jah B. Jahrel THEY
                       Found_bad Pi.- . .....
                    EML IF
                 END IF
              ENC IF
E:40 :F
       END :F
       IF Flag THEN TOLHAG
        7249
        (FMH COMPARATOR TEST SERIES 2145)U
7300
7310
7329
       RESTORE 7320
الفحد
       CATA 214510,10.7,9.7,A7,B97,214520,27,22,A10.847,1145
33,.9,3,M15,N29,214540,2.4,1.96,A15,B97
7340 DATA 214550,2.35,1.93,A10,B97,214560,5.2,2.4,M15,N19,
214573,3,0,A6,B97
7 7 A D
      Stim("155","329")
7350
       Flag=0
وشتخب
      FOR X=1 TO 7
7380
          READ Dat(1,Ent),H1,Low,A$,8$
7390
          IF X=7 THEN
7403
              Toggle(-9)
7410
              Stim("-155","-J29")
7420
             Meas("A10","892")
7430
             Uo=FNDumr
             | Meas("-Al0","AL7")
ግ<del>ል</del>ች ነጋ
             U:=FNDomr
~~63
             Meas("-A17","-897")
747)
              Cor=[NT/1000+(Vo+V1+200)/201+.5)/1000
7480
              H:=1.1*Con
7490
              Low=.9#Car
7500
          END IF
75.10
          IF X<>3 OR X<>6 THEN CALL Meas(A$,8$)
7520
          IF X=3 OR X=6 THEN CALL Stim(A$.8$)
7530
          (F x=2 THEN CALL Fungen(0, VALS(V_a))
754J
          IF X=5 THEN CALL Fungen(0, VAL$(V_a-1))
7550
          Dat(2,Ent)=FNDumr
7560
          IF FNTest THEN Flag=1
7571
          IF X=3 OR X=6 THEN CALL Stim("-"&A$,"-"&B$)
7530
          IF X⇔3 OR X⇔6 THEN CALL Meas("~"&A$,"-"&B$)
7591
          IF X=1 THEN
7600
             U_a=Dat(2,Ent-11+.5
              IF U_a>20 THEN U_a=20
7610
```

```
THE REPORT
       lie Jaros,yr∗≃ – 1⇔eps
`≎ →
 ·- - .
           Haund_bad like - High S
ີລຄຸ
           IF Jan Bulghter LAR Dan Bulghter THEN
.
בככ
              Found_bad ULT: Ree
ELBE
              OF Cat 3.Cht-4 THEN
Found_bad (4344), 4385 to Herr to Legg to the Leg
              ĒLĒĒ
                 IF Cat 3.Ont-1 UF Lat 3.Loter THEN
                    Found_badk 1384. Aug
--= j
                 ELBE
7753
                     IF Dat 3 John - 1 - THEN
פרקר
                       Found_bad( R131), R1521, 1 523 H
791
                    END IF
ر ودر
                 END IF
رزيا
              ENC IF
7910
          END IF
7820
       END IF
7930
       OF Flag THEN 7335
7940
       GOTO Menu
7950 T30010: FRINT CHR$ 12
7860
7870
       "FULL POWER COO AND FPD LOGIC SERIES 300130
789 J
7890
7900
7910
       Flag=0
792]
       Find_it("R52F1,"RED PRUBE1,2
7430
       Find_it('R55F","BLACK PROBE',1
       Find_it("R590","/ELLOW PROBE",1
Find_it("R510",")RANGE PROBE(,;
7940
7950
7960
       RESTURE 7970
7970
       DATA R52F, R56, R55F, R64, Q26, Q26, P2-41
798 a
       DATA 300110,1.39,1.13,A15,300120,.9,.7,A16,330130,9,0
,0,300140,1,1,0
7990
       DATA R590,R60,R610,R64,Q23,Q24,P2-15
8000
       DATA 300150,1.39,1.13,A12,300160..9,.2,A13,300170,0.0
,0,300180,1,1,0
8010
       Doms(1)
8020
       Oc ("018")
8030
       Meas("897")
8040
       FOR N=1 TO 2
          READ R1$,R2$,R3$,R4$,Q1$,Q2$,P2$
8050
          FOR X=1 TO 4
3060
3070
              READ Dat(1,Cnt),H1,Low,A$
              IF X=4 AND N=1 THEN CALL Toggle (-2)
908Ú
```

```
TH KEN AND NEI THEM SHELL US TILET
3100
             IF XKT THEN
                Meas: H$
3120
                Dat(2,Cht)≠FND∨mr
8130
                Meas("-"&A$)
3140
             ELSE
                Bit $=FNDr $ ("B")
915)
3160
                Dat(2,Cnt)=VAL(Bit$(3+N,3+N))
3173
             END IF
3190
             IF FNTest THEN Flagel
             IF N=1 AND X=4 THEN CALL Toggle(2)
3190
3200
          NEXT K
3210
          IF Dat(3,Cht-4) THEN
3220
             Found_bad: @1$,":"&R1$(1,31&'''
8230
          ELSE
             IF Dat(3,unt-3) THEN
3240
                IF Dat(2,Cnt-3)<.7 THEN
3250
3200
                   Found_bad(Q2$,"("&R2$&")",")"&R4$&":")
8270
9290
                   Found_bad(Q1$,"("&R3$(1,3)&")",'('&Q2$&')
3290
                END IF
3300
             ELSE
3311
                IF Dat(3,Cnt-2) THEN
3320
                   Found_bad(Q2$)
3330
                ELSE
3340
                   IF Dat(3, Ent-1) THEN
9350
                       Found_bad(Q1$,Q2$,"("&R4$&")","('&R3$(
1,31&")")
                   END IF
3360
3370
                END IF
3330
             END IF
9390
          END IF
     NEXT N
3400
      IF Flag THEN T30010
8-10
9420
     GOTO Menu
8430 T31010: PRINT CHR$(12)
9440
            5 MINUTE AND 250 MSEC TIMER TEST
8450
3460
       · | ******************************
3470
8480
       GOSUB U1_timer
8490
       GOSUB P2_11_35
       G0SUB Q7_q8
8500
8510
       GUSUB U2_timer
8520
       GOTO Menu
8530 T32010:PRINT CHR$(12)
9550
            20 SECOND TIMER TEST
3560
```

```
ausus Pi_1.~⊜r
Busus Pi_12
وعظ
3549
      GOTO Meru
∄≘ ಚರ
3610 T33310: PRINT CHR$ 12
3020
3533
            1.5 SECOND TIMER TEST
3640
3553
පිරාරය
       GDSUB Ul_timer
3670
      G0SUB P2_11_35
       30SUB 47_98
მიმა
       GOSUB U25_timer
3690
8700
      GUTO Menu
8710 T34010:PRINT CHR$(12
3710
9730
8740
       POWER ON SEQUENCE LOGIC TEST SERIES 34000
8750
       3750
       Stim("C2","D1","E3","T1","T4")
3.770
       Stim("16","37",'652")
3780
g 790
       Stim("S13")
       Power_set(4,9,.5,1)
3800
3910
       Power_set(5,2,.5,1)
3820
       Fungen (0, "1.30")
8830
       Power_set(6,0,.25,1)
       Pulgen(151,"20US","800NS",0,5.0,"925","10NS","10NS")
8840
       Pulfun(13, "1.46HZ", "14V", "0V", "50%")
8850
       RESTORE 9260
3860
8870
       Relay(6)
9880
       Dums (1)
3890
       Stim("N29","T24")
3900
       FOR X=1 TO 4
8910
          Inttemp#Intermed
3724
          READ Datil, Entl, Ll&, L2&, L3&, H1
8930
          Low=H1
8941)
          Stim("-M58","M33")
8950
          Dw("10"&L1$&"8")
         Dc(L2$&"00"&L3$)
3960
8420
          IF X=4 THEN CALL Power_set 6,28,.25,1:
3980
          WAIT 2
8990
          Intermed=0
9000
          Temp2*=FNDr*("8")
9010
          Temp2$=Temp2$[12,24]
9020
          Fit(FNDomr, -.1, 2.4, P2_19)
9030
          Temp2$#Temp2$&UAL$(P2_19)
9040
          Stim("-M33","M42")
9050
          Fit(FNDumr, -.1, 2.4, Tp2_7)
3060
          Temp2$[12,12]=UAL$(Tp2_7)
```

```
Server - 142 viller
Est Brown (Files and Files)
          Temp18:11:11:=%-E8 - -2_3
÷ , + ;
           [ntermed≈[nttemp
           IF Intermed THEN PRINT HIEST (/: 1 : 1) Tempus
\mathfrak{I}_{-1} = \{1, \dots, n\}
9120
           Temp=DUAL(Temp2$,2
           Datk2,Ent.=VAL+DUAL$kTemp,å
9133
           Dum=FNTest
31→0
           Temp2$=""
9150
           IF Dat (3, Cht-1) THEN
2100
3 : 7 : 7
              GOSUB Which_one
              30TO 9300
9130
3:90
           END IF
       NEXT X
3233
       Toggle(-4,-5,-6,-7,-8,-9)
Stim("-62","-01',"-83","-71","-74"
Stim("-16","-37","-G52")
₹210
9220
9230
       Stim("-M42","-N29","-T24","-S13")
924Û
       Dw ("0")
9250
       DATA 34010,0,1,0,37476
₹260
       DATA 34020,1,1,0,37477
9270
       DATA 34030,0,8,0,37476
9280
       DATA 34840,0,1,0,37476
9290
       FJT0 Menu
9300
9310 T34050:PRINT CHR$(12)
9320
9330
        POWER ON SEQUENCE LOGIC TEST SERIES 34000
9340
        9350
9360
        Find_it("C3R","RED PROBE")
9370
        Stim("S13")
9330
       Stim("C2","D1","E3","T1","T4")
Stim("I6","37","G52")
9390
9400
9410
        Relay(6)
        Power_set(4,9,.5,1)
9420
        Power_set(5,2,.5,1)
9430
        Funger(0,"1.30")
9440
        Pulgen(151,"20US","800NS",0.5.0,"925","10NS","18NS")
9450
        Pulfun(13,"1.46HZ","14U","ย์บ","ร์ย%")
9460
        Cc("1000")
9470
9480
        Oc ("1001")
        Stim("B60","L29","F60","H56")
9490
        Decade("500")
9500
        Dus("12")
9510
9520
        WAIT 1
        Stim("-860","-L29","-F60","-H56")
9530
7540
        Toggle(-10)
        DISP "TIMER HOLD, PLEASE WAIT."
9550
        WAIT 30
9560
```

```
$477
       01SP "
9530
       RESTORE 10213
35311
       Doms (1)
၁၁၂၂
       Stim("N29","T24")
9510
       FOR X=5 TO 10
9623
          Inttemp=Intermed
          READ Dat(1,Cnt),L1$,L2$,L3$,L4,H1
9630
7641
          Low=H1
          Stim("-M58","M33")
9650
9660
          Dw("10"&L1$&"8")
9670
          Oc(L2$&"00"&L3$)
968Ù
          Power_set(6,L4,.25,1)
9690
           Intermed=0
9200
           IF X=9 THEN
9710
              Stim("-T24")
9720
             Oc("1000B")
9730
             Oc("1001B")
9740
              Temp3 $ = FNDr $ ("B")
9750
              Toggle (-7, -8)
9760
              Start=TIMEDATE
9270
              REPEAT
                 DISP "TIMER HOLD: "; " TIME ELAPSED IS: "; INTET
9780
IMEDATE-Start)
9791
                 Dummy $= FNDr $ ("B")
9800
              UNTIL NOT VAL(Dummy$[14,14])
9810
              DISP ""
9820
          END IF
9830
           IF X=10 THEN CALL Stim("T24")
9840
          WAIT 2
          Temp2 $= FNDr $ ("B")
9850
9860
          Temp2$=Temp2$[12,24]
          Fit(FNDumr, -.1, 2.4, P2_19)
9870
          Temp2$=Temp2$&UAL$(P2_19)
9880
          Stim("-M33","M42")
3830
9900
          Fit(FNDumr, -. 1, 2, 4, Tp2_7:
          Temp2$[12,12]=VAL$(Tp2_7)
9910
9920
          Stim("-M42","M58")
          Fit(FNDumr, -.1,2.4,82_37)
9930
          Temp2$[11,11]=UAL$(P2_37)
9940
3950
           Intermed=Inttemp
           IF X=9 OR X=10 THEN
996U
              Temp2$[7,7]=Temp3$[18.18]
9971
9980
              Temp2$[8,8]=Temp3$[19,19]
9990
              Temp2$[9,9]=Temp3$[20,20]
              Temp2$[10,10]=Temp3$[21,21]
10000
10010
          END IF
           IF Intermed THEN PRINT "TEST":X:" :":Temp2$
10020
10030
           Temp=DUAL(Temp2$,2)
10040
          Dat(2,Cnt)=VAL(DVAL$(Temp,3))
10050
          Dum=FNTest
```

```
្នាធកត្រូវ៖=
                           ing England (ing norm of the state of the s
                                      ်ခြည့်နှာ မြေသူ ကောင်းမောင် မောင် မောင်
                                    ~e.a. -≎
10110
                                    «#FNMatc.»
                                     GOSUB which_one
 10120
                                     3070 Menu
 1017
                             <u>=</u> ~(`
                   NEKT K
10140
13183
                   Togg.e:-4.~^,-5,-5,-~,-0,-+/
13163 | Stime (=020, (=010, (=53), (=71), (=74))
13173 | Stime (=16), (=37), (=513);
13183 | Stime (=M42), (=N29), (=682);
19190
                    Dwc"U
10200
                   Re.ay(-6
10210
                    DATH 34050,0,1,1,3,30
1/220
                   DATA 34060,1,1,1,0,36361
10230 DATA 34070,0,1,1,28,37760
13240 DATA 34080,0,0,1,0,1716
                    DATA 34898,3,1,1,3,2
10250
10260 DATA 34100,0,1,1,0,8
13270 SOTO Menu
 19286 T90013: PRINT CHR$(12 ;"U24 PULSE TRAIN INPUT TEST"
 13190
10300
133.3
                     PULSE TRAIN IMPUT TEST
                                                                                                                SERIES 90010
13320
10330
10340 Stim("S13","Q13")
10350
                   Pulgen(151,"20LS","800NS",0,5.0,"925","10NS","10NS")
13360 Pultun(13,"1.46HZ","140","90","50%"
10370 DWC 11008")
10380 Chts(7,42.44,1)
10390 | Datil, Dat := 90010
 13438 Hi=2.2E-5
1941)
                    Low=1.5E-5
19420
                   Dat(2,Cnt)=FNCntr
18430 Stim("-513","-@13"
10440 IF FNTest THEN THOUSE
10450 IF Dat(3,Cht-1) THEN CALL Found_bad("U24")
19460 GOTO Menu
10420 Patchbx:PRINT CHF# 12::"PATCHBCX TEST"
10485
10490
                       PATCHBOX HDAPTER TEST
10500
10510
10520
10530 Stim("Q60","560","N29")
13540 Doms(1)
19550 Cwrmingers
```

```
."= ...-
             - - - - - - - -
          o mercular salah sal
Salah s
    31233 - 411
    HELT IN JUNTAINS ALL THE INDIVIDUAL DIRCUIT
 - TO FILLMICON ROUTINES.
                              SERIES 310100
   - PRUBE", 2:
       THE PROBERTY
      FIRE CONTRACTOR PROBLEM, 10
       - James, FASH 11
       • 1
            1, BBCHR KUHLE
       -.- -wi -<del>-</del>#386*,..
      .. ..
  - -
• . •
  wow, it, include the literature
```

```
THE SECTION
11050
11101
              Jo. J
11079
              Meas: Als: . Als
11080
              WHIT . 5
              Meas. "AA13", "AA15
11090
             WAIT 5
11130
11113
          END IF
11120
          MeasiA$, E$1
11130
          IF X=5 THEN
             Dc ("1")
11140
11150
              Temp=Intermed
11160
              intermed*1
11170
              Start=TIMEDATE
11180
              REPEAT
                 Secs=[NT TIMESATE=Start
11190
                 DISP "300 SECOND TIMER TEST: TIME ELAMORES:
11200
;Secs;"seconds"
                 Volt5=FNDvmr
11210
             UNTIL Volt54.5 OR TIMEDATE-Start 34,
11220
             Dat(2, Ont) = INT(TIMEDATE-Start
11230
             IF Volt5>.5 THEN No_switch=1
11240
11250
             Intermed* Temp
11260
          ELSE
             Dat(2,Cnt)=FNDUmr
11270
11280
          END IF
11290
          IF FNTest THEN Flag=1
11300
          Meas("~"&A$,"-"&B$)
11310
       NEXT X
11320
       Stim("-F56","-H57")
       IF Dat (3, Ent-7) THEN
11330
          Found_bad("45","'R6"'," .#2."
11340
11350
          Subber=1
11350
       ELSE
11370
           IF Dat (3, Ont-6) THEN
              Found_bad 'CRI', 'CRI', 'Ra
11380
11390
              Subber=1
11400
           ELSE
11410
              IF Dat(3,Cnt-5: THEN
                 Found_badi 'CR3", ' CH4
11420
11430
                 Supper=1
11440
              ELSE
                 IF Dat 3, Ent-4: THEN
11450
                    Found_bad "U11", 120% .
11460
11470
                    Supper=1
11480
                 ELSE
                    IF Datk 3, Cht - 3 THEN
11490
11500
                        IF NOT NO_SWITCH THEN
                           3010 Tal.or
11510
                       ELSE
11520
11530
                           IF Cat 3, John J. Then
```

```
- .
                                                                                                                                                                                                                                                               . . -
                                                                                                                                                                                                                                                              しょうりゅうぎょ
   . . - -
                                                                                                                                                                                                                                        11:1
                                                                                                                                                                                                                                                                            - Jet 1 Joseph 1750
                                                                                                                                                                                                                                                                                              Fruntista Control of Control
  . . - -
   . . . .
                                                                                                                                                                                                                                                                                               0.000000
                                                                                                                                                                                                                                                                  1_15
    . . -
                                                                                                                                                                                                                                                                                            Hourd_tate (4.00)
     . . . .
                                                                                                                                                                                                                                                                                          5.2555554
    . . . .
     . . - *
                                                                                                                                                                                                                                                                    ±1•2 . "
                                                                                                                                                                                                                                        = ` - -
     . . : -
                                                                                                                                                                                                            <u>.</u>...
     . . . . .
    ...
                                                                                                                                                                                                                      ia jak i jaka. Tas
                                                                                                                                                                                                                                      Figure 2 = 3 - 2 - 2 - 7 - 7
      . . . .
                                                                                                                                                                                                                                            Subber*.
    . . . . .
                                                                                                                                                                                                          E 10 F
                                                                                                                                                                                      £ `•_ . -
                                                                                                                                                       - -
                                                                                                                           240 C
                                                                                                 <u>.</u>.. -
                                                              over eveg Tembro 21⊆to ter
Se Teored Temp
                                                                                               (2\frac{\pi}{4})^{\frac{3}{4}} = (2\frac{\pi}{4})^{\frac{3}{4}}
          - .--
                                                                                              المراجعة الأكارية المعلى المعارية المعارية المارية المارية المارية المارية المارية المارية المارية المارية
        Ξ٠٠
                                                                                                 Buyer my Alas BuE
          . . .
                                                                                                   55 \.*
          . . : . .
                                                                                                     Editor Regulation will be to the second
           . . . . .
                                                                                            . . .
                                                                                                 La vario de la maggio de la constanta de la compansión de
           ಕ್ರೀಚ ⊑⊥=
                                                                                                   July 1, 1
            1.25
                                                                                           -\omega_{\mathbf{p}} and -\omega_{\mathbf{p}} , \omega_{\mathbf{p}} , \omega_{\mathbf{p}} , \omega_{\mathbf{p}}
           . . .
                                                                                                    124 4,7<u>2</u>4 4 ...
             . . . . .
                                                                   آ
دم<del>ه</del>۳ د ترو
دمه۳ د ترو
             . . ·
              . . . .
           install in subben februaren
Internationak
               . . • .. .
              . . • • ·
                en de la companya de
La companya de la companya de la companya de la companya de la companya de la companya de la companya de la co
                 the state of the s
             . . •
```

```
119: Tagg.e -1,-2,-3
      CAPÍÑT CHR$:11 : MTHE TIMING FOR THIS CLROWIT (S OFF SU
_ _ - - [
. <u>:</u>----.
       PRINT THE TIMING RESISTOR TRAIN MUST BE TAILDRED."
12010
       PRINT
12323
       PRINT FOLIP THE RIGHT SIDE OF THE RESISTOR R3 WHICH"
       PRINT INDW HAS THE PURPLE PROBE CONNECTED TO IT. !
12.33
      FRINT PLEAVE AS MUCH LEAD ON THE RESISTOR AS POSSIBLE
12,47
11181 PRINT 'AND ALSO LEAVE THE PURPLE PROCE ATTACHED TO TH
. 5
      PRINT HOLIPPED END."
12363
       Goor
:11183
       Togq.e.1,2.3
      Meas (1421", 1012", 1816", 1016")
12045
12133
      Re(ay(5)
12110
       0∨ms (4)
12120
      R3 bld=FNDVmr
12130
      PRINT
      PRINT "THE RESISTANCE OF THE PRESENT R3 IS: "; R3_01d
12180 R3_new=315/Cat(2,Cnt-3)*(6.8E+o+R3_old:-6.8E+6
12160
      Meas("-A22","-C22","-B16","-D16")
12171
       Relay(-5)
11130
       PRINT "A NEW RESISTANCE OF "; DROUND(R3_new,6);" Will
NOW BE TRIED."
11190 WAIT 5
       :F @3_new>560000 THEN
          Minmum=300/Dat(2,Cnt-3)*(6.8E+6+R3_old)-6.8E+6
12213
12223
          IF Minmum < 560000 THEN
12233
             R3_new=560000
122-3
             GCTO Tochad
12250
          END IF
12253
11270
      END IF
122:0
      IF F3_newkiu300 THEN
          Maxmum=331/2a+/2,2nt-3/*/p.db+p+R3_p.d1-6.db+p
12291
1333
          IF Maxmum/10000 THEN
1271
             R3_new=10,00
12320
          ELSE
12330
             GCTD Toobad
12345
          E140 :F
11350 END 15
.2363
      - 5t.m('F56','∺52")
12379
       Decade:WAL$:R3_new
       RESTORE 13960
.233.
       Tailored=1
12395
12400 GOTO 10930
1241. Toobad:
      - Found_bad (1821, 1831, 1844, 1834, 1885)
1242
12433 GOTO Merc
```

```
____3
12450 U2 timen:
11451
12470
12480
       1U2 TIMER TEST
                                       SERIES 310400
12490
12500
12510
      Flag≖Ü
12520
      Subber=0
12530
      Dums (1)
12540
      Oc ("1")
12550
      Find_it("R140","GREEN_PROBE",2)
12560 Find_it("R11R","BLACK_PROBE",1)
       Find_it("R12R","YELLOW PROBE",1)
12570
       Find_it("R9L","GRANGE PROBE",1)
12580
12590
      Find_it("R10L","BLUE PRDBE",1)
      Find_it("C3R","RED PROBE",3)
12600
       RESTORE 12610
12610
12620 DATA 310410,8.25,6.75,A19,310420,.05,0,A16,310430,.95
..55,A17
      DATA 310440,5.2,2.4,M48,310450,.25,0,A18,310460,.25,.
12630
15,M48
12640
      DATA 310470,.1,0,A20,310480,15.5,12,A17
12650
       Meas("897")
12660
       No_switch=0
12670
       FOR X=1 TO 8
12680
          READ Dat(1, Ent), H1, Low, A$
12690
          IF X=4 THEN CALL Stim(A$)
12700
          IF X > 4 AND X > 6 THEN CALL Meas (A$)
12710
          IF X >> 6 THEN
12720
             Dat(2,Cnt)=FNDvmr
12730
          ELSE
             Stim("Q49","R48","T52")
12740
             Stime"E60", 'F60","455";
12750
             Decade("500")
12760
12770
             Power_set(5,12..1)
             WAIT .5
12780
             Togg1e(-5)
12790
             Stim("-E60","-F60","-H56")
12800
             Chts(10002,".8,.8",115 - T.ME A - 0 B
12813
             Stim("T27")
12820
             Dat(2,Cnt)=FNCntr
12830
             IF Dat(2,Cnt)=0 THEN No switch=1
12840
          END IF
12850
          IF FNTest THEN Flag=1
12960
          IF X=4 THEN CALL Stim("-"&A$)
12870
          IF X > 4 AND X > 6 THEN CALL Meas 1-18A$1
12880
       NEXT X
12890
12900
       Stim("-Q49","-848","-T27","-751")
12910
      IF Dat/3,Ent-8) THEN
```

```
11925
           Found_bad Null', MR14.1, Mide M
12930
           Subber=1
 12940
       ELSE
12950
           IF Dat(3, Ont-7) THEN
12960
              Found_bad("U2","Q4","(R15)")
12970
              Subber=1
12980
           ELSE
12990
              IF Dat(3,Cnt-6) THEN
13000
                 Found_bad("U2","CR7")
13010
                 Subber=1
13020
              ELSE
13030
                 IF Dat(3,Cnt-5) THEN
13040
                     IF Dat (3,Cnt-4) THEN
13050
                        Found_bad("U2","Q2","(R10)")
13060
                        Subber=1
13070
                    ELSE
13080
                        Found_bad("Q1","(R166)")
13090
                        Subber=1
13100
                    END IF
13110
                 ELSE
13120
                     IF Dat (3, Cnt-3) THEN
13130
                        IF NOT No_switch THEN
13140
                           Found_bad("U2","C5","(R11)","(Q4)")
13150
                           Subber=1
13160
                        ELSE
13170
                           IF NOT Dat(3,Cnt-2) THEN
13180
                              Found_bad("Q1","Q2","VR3","(R9)"
13190
                              Subber=1
13200
                           ELSE
13210
                              IF Dat(3,Cnt-1) THEN
13220
                                 Found_bad("U2","+R12)")
13230
                                 Subber=1
13240
                              ELSE
13250
                                 Found_bad("U2","C5","(R11)","
((14)")
13260
                                 Subber=1
13270
                              END IF
13280
                           END IF
13290
                       END IF
13300
                    END IF
13310
                 END IF
13320
              END IF
13330
          END IF
13340 END IF
13350
       IF Flag THEN U2_timer
13360
       IF Subber THEN Menu
13370
       RETURN
13380
13390 U3_timer: \
```

```
13-00
13410
      HU3 TIMER TEST
                                     SERIES 311116
13420
      13430
13440
13450 Dums(1)
13460 Subber=0
13470
      Flag=0
13480 Nc_switch=0
13490 Find_it("R45F","RED_PR0BE",2)
13500 Find_it("C9F","BLACK PROBE",1:
13510 Find_it("C7C","YELLOW PROBE",1
     Find_it("R48L","BLUE PR08E",3)
13520
13530 RESTORE 13530
13540
      DATA 320110,8.25,6.25,A15,320120,.72,.3,A15,320130,.7
7,.3,A17
13550 DATA 320140,15,11,A20,320150,30,10,A20,320160,15,10,A
17
13560
      Meas("897")
      Oc ("0")
13570
13580 WAIT 10
13590
     FOR X=1 TO 6
         READ Dat(1,Cnt),H1,Low,A$
13600
         Meas (A$)
13610
13620
          IF X⇔5 THEN
13630
            Dat(2,Cnt)=FNDvmr
13640
13650
            Temp=Intermed
13660
            Intermed=0
            Oc ("1")
13670
            Start=TIMEDATE
13680
13690
            REPEAT
13700
                Secs=INT(TIMEDATE-Start)
               DISP "15 SECOND TIMER; TIME ELAPSED: ": becs: "
13710
seconds"
13720
               Ualt5=FNDvmr
13730
            UNTIL Volt54.5 OR TIMEDATE-Stant 45
13740
            Dat(2,Cnt)=INT(TIMEDATE-Start)
             IF Volt5>.5 THEN No_switch=1
13750
13760
             Intermed=Temp
13770
         END IF
          IF FNTest THEN Flag=1
13790
          Meas("-"&A$)
13791
13800
      NEXT X
      Meas("-897")
13810
       IF Dat (3, Cnt-6) THEN
13820
         Found_bad("U3","(R45)","(C3:")
13830
         Subber=1
13840
13850
      ELSE
         IF Dat (3, Ont-5) THEN
13860
```

```
1.5
              Found bad 1231,128231,1 846 1
13550
              bubber=1
17893
           ELSE
              IF Dat 3.Cht-4) THEN
13900
13911
                 Found_bad('CR21","(U3)")
13923
                 Subber=1
13930
              ELSE
13940
                 IF Datk 3. Cht - 3 / THEN
                    Found_bad("U3")
13950
13960
                    Subber=1
13970
                 ELSE
13980
                    IF Sat(3,Cnt-2) GR Dat(3,Cnt-1) THEN
                        IF No_switch AND Dat(3,Cnt-1) THEN
13990
1-000
                           Found_bad('U3","E2","(P43)","'R44)"
14010
                           Subber=1
                        FLSE
14020
                           Found_bad("U3","E9",":R47:","(R46)"
14030
14040
                           Subber=1
                        END IF
14050
                    END IF
14063
14070
                 END IF
              END IF
14080
          END IF
14090
14100 END IF
14110 IF Flag THEN U3_timer
14120 IF Subber THEN Menu
14130 RETURN
14140
14150 U25_timer: 1
5ERIES 330100
14180 TU25 TIMER TEST
14190
14200
14210 Dums(1)
14220 Flag=0
14230 Subber=0
14240 Find_it("U24","14 PIN CHIP CLIP",27
14250 Find_it("R1750","BLUE PROBE",1)
14260 Find_it("R1730","BLACK PROBE",1)
14270 Find_it("R1748","YELLOW PROBE',1)
14280 Find_it("C3R", "RED PROBE", 1)
14290 Find_it("R177F","ORANGE PRUBE",3)
14300 Stim("T27","T52","113","J29")
14310 Stim("E60","F60","H56")
14320 Decade("500")
14330 Oc ("1")
14340 Power_set(5,12,.1)
```

```
14350
      1 ⊤ : ⇔س
1-350
       Togqiet-5:
14370 Fungent0,"4" |
14380 RESTORE 14380
14390
       DATA 330110,.8,0,A6,B97,330120,5.2,2,4,A6,B97,330130,
5.2.2.4.A6.B97
14400 DATA 330140,2.75,2.25,A20,B97,330150,.77,.6,A16,B97,3
30160,.8,0,0,0
       DATA 330120,1.52,1.29,A12,B92,330180,1.25,.25,0,0,330
190,.25,0,A18,B97
       DATA 330200,5,3.3,A16,B97,330210,5,4.8,A17,B97
14420
14430
       FOR X=1 TO 11
14440
          READ Dat(1,Cnt),H1,Low,A$,B$
14450
          IF X<>6 AND X<>8 THEN CALL Meas(#$,8$)
          IF X=6 THEN CALL Stim("M51","N29")
14461
          IF X=2 THEN CALL Toggle(-9)
14470
          IF X=3 THEN
14480
14490
             Toggle(9)
14500
              Stim("-T27")
14510
          END IF
          IF X=5 THEN CALL Stim("T27")
14520
          IF X=8 THEN
14530
              Stim("Q13","R51")
14540
14550
             Cnts(10002,".8,2.4",10)
14560
             Toggle(-9)
14570
             WAIT 3
14580
             Dat(2,Ent)=FNEntr
14590
             Stim("-Q13","-R51")
14600
          END IF
14610
          IF X<>8 THEN Dat(2,Cnt)=FNDomr
14620
          IF FNTest THEN Flag=1
14630
          IF X<>6 AND X<>8 THEN CALL Meas("-"&A$,"-"&B$;
          IF X=6 THEN CALL Stim("-M51","-N29")
14640
       NEXT X
14050
       Stim("-T27","-T52","-113","-J29";
Stim("-E60","-F60","-H56")
14660
14670
14680
       IF Dat (3, Cnt-11) THEN
          Found_bad("U24","Q44","(U25)',"(R122)")
14690
14700
          Subber=1
14710
       ELSE
14720
          IF Dat(3,Cnt-10) THEN
14730
             Found_bad("U24","(U25)")
14740
              Subber=1
14750
          ELSE
14760
              IF Dat(3,Cnt-9) THEN
14778
                 Found_bad("U24","Q44","U25","(R169)")
14780
                 Subber=1
14790
             ELSE
14800
                 IF Dat(3.Cnt-8) THEN
14810
                    Found_bad("U25","(D29)","(R175)")
```

.,.

```
14823
                    Subber=1
14330
                 ELSE
1-3-0
                     IF Dat(3,Cnt-7) THEN
                        Found_bad("Q47","825","481715")
14850
14860
                        Subber=1
14870
                    ELSE
                        IF Dat(3,Cnt-6) THEN
14880
14890
                           IF Dat (3, Ont-5) THEN
14900
                              Found_bad("U25","Q45","Q48","\R1
77)","(R174)")
14910
                              Subber=1
14920
                           ELSE
                              Found_bad("Q45","Q46","(R176:')
14930
14940
                              Supper=1
14950
                           END IF
14960
                       ELSE
14970
                           IF Dat(3,Cnt-4) THEN
14980
                              IF Dat(2,Cnt-4)=0 THEN
14990
                                 Found_bad("U25","Q47","C28","
R173")
15000
                                 Subber=1
15010
                              ELSE
15020
                                  IF Dat(3, Ent-3) THEN
15030
                                     IF Dat(3, Ent-2) THEN
15040
                                        Found_bad("825","942",'
C28","R173")
15050
                                        Supper=1
15060
                                    ELSE
15070
                                        Found_bad("U25"
15080
                                        Subber=1
                                     END IF
15090
15100
                                 ELSE
15110
                                     IF Dat (3, Ont-1) THEN
15120
                                        Found_bad!"@4d"
15130
                                        Subber=1
15140
                                    ELSE
                                        Found_bad("445","446","
15150
(R152)")
15160
                                        Subber=1
15170
                                    END IF
                                 END IF
15180
15190
                              END IF
15200
                           END IF
15210
                       END IF
15220
                    END IF
15230
                 END IF
              END IF
15240
15250
          END IF
15260
       END IF
15270
       IF Flag THEN U25_timer
```

```
_ _ _ .
      - 18 Supper THE'+ Meru
15243
      PETI RN
16333 P2_11_35:
15310
15320
15330
      P2-11-35 INPUT TEST
                                       BER185 310203
15340
15350
15360
      Doms (1)
      Find_it("C3R","RED_PROBE(,2)
15370
15380
      Find_it("CP8R", 'BRANGE PRCBE",3.
15390
      Meas("897")
      Stime(E50","560","456")
15400
15410
       Decade("530")
15420
      Power_set(5,12,.1)
       WA!T .5
15430
15440
      Toggle(-5)
15450
      Stim("~E56","~F60","-H56")
15460
      WAIT 1
15470
       Supperad
15480
      Flag=0
15498
       RESTORE 15500
15500
       DATA 310210,2.90,0,727,752,310220,11.55,9.45,-727,752
15510
       DATA 310230,11.55,9.45,T27,-T52
15520
      Meas("A18","897")
15530
       FOR X=1 TO 3
15540
          READ Dat(1,Cnt),H1,Low,A$,B$
15550
          Stim(A$,B$)
15560
          IF X=3 THEN
15570
             Stim("E52")
15580
             Power_set(5,15,.1)
15599
          END IF
15600
          Dat(2,Cnt)=F: Dymr
15610
          IF FNTest THEN Flag=1
          IF A$[1,1] OHEH THEN CHEL Stim: 1- 16H$
15620
15630
          IF B$[1,1]
THEN CALL Stime = 128$
15640
       NEXT X
15550
       Toggle(-5)
       Stim("-E52")
15660
       Meas("-A18","-892")
15670
15680
       IF Dat(3,Ent-3) THEN
15690
          Found bad("Ŭo","Ŭ?","(R29)")
15700
          Supber=1
15710
       ELSE
15720
          IF Dat (3, Unt-2) THEN
             Found_bad("Q6","CP9","(P19)",'(R21)")
15730
15740
             Subber=1
          ELSE
15750
15760
             IF Dat(3, Ent-1: THEN
15770
                Found_bad("R22","LR13")
```

```
14790
                Subber≈i
15790
             END IF
15800
          END IF
15310
      END IF
15820
      IF Flag THEN P2_11_35
15830
      IF Subber THEN Menu
19840 RETURN
15850
15860 Q7_q8: !
15870
15880
15890
      107/08 TRANSISTOR CIRCUIT TEST SERIES 310300
15900
15910
15920 Doms(1)
15930 Flag=0
15940
      Subber=0
      Find_it("R25L","YELLOW_PR08E",2)
Find_it("C3R","RED_PR08E",1)
15950
15960
15970
      Find_it("R28F","BLACK_PROBE",3)
      Meas("B97")
15980
       Stim("E60","F60","H56")
15990
16000 Decade("500")
16010 Power_set(5,12,.1)
16020
      WAIT .5
16030
      Toggle(-5)
      Stim("-E56","-F60","-H56")
16040
16050
      RESTORE 16050
16060
      DATA 310310,11,9,310320,5.2,2.4,310330,.5,0
16070
      DATA 310340,.8,0,310350,27.94,22.86
16080
      FOR X=1 TO 5
          READ Dat(1,Cnt),Hi,Low
16090
          IF X=4 THEN CALL Stim("T27")
16100
          IF X=1 THEN
16110
15120
             Meas("A17")
             Dat(2,Cnt)=FNDvmr
1613U
             Meas("-A17")
16140
16150
          ELSE
             IF X=2 OR X=4 THEN
16160
                Stim("M49")
16170
                 Dat(2,Ent)=FNDvmr
16180
                Stim("-M49")
16190
15200
             ELSE
16210
                Meas("Al6")
                Dat(2,Cnt)=FNDvmr
15220
16230
                Meas("-A16")
16240
             END IF
          END IF
16250
          IF FNTest THEN Flag=1
16260
16278 NEXT X
```

```
1925.
       Meas ---
.5273 stim (-14
       IF Cat 3.36++6 (1-es).
15393
          Found_tad will, felon , wis
153.3
15320
          Subber=1
16330
       ELSE
           ie Dat Flunt-4 - Taet.
15340
15353
              IF Cat I, Lotter Tests
15750
                 Found_bad ui
10300
                 Subber≖.
153333
              ELSE
16340
                 Found_bad of , wish
15-13
             ENC IF
15413
1542
          ELEE
             IF Dat 3,Until THEN
IF Dat 3,Cht-1 THEN
16433
15440
16450
                    Found_bad (40), wi
1546)
                    Subter=1
15471
                 ELDE
15485
                    Found_bad< %10,000 +13,000,000 &4
16473
                    Bubber∍.
                 END IF
15500
16513
             END :F
ر 15 جُوبًا
          END IF
16533 END 15
1554ป (F Flag THEN 4) _qd
      F Supper THEN Menu
16550
15560 RETURN
16570
16588 P2_12:
1557)
       #1-12 JUTRUT TEST -ER.ES TO 1
15011
155.3
15520
ino<sup>3</sup> i
       200ms 11
156⊶∪
1565U
       Subber* :
       Flag≖i
10000
       Find_: "H44L", PEC_HH. HE ...
155 7U
loods Find_it 'Riam', Black PhyBE ...
       Find_: * Page , * Ellin FANGE . *
15541
15700 Meas HALT , 1847
16713
      Oc 1117
16720 Temp=Intermed
lo730 Intermed=
INPAU REPEAT
        DISP STIMER HOLDS & EHSE SHOT
10 759
10 TOU UNTIL FALLOWS . -
.6771 Ulak ""
```

```
on the companies and the
. .
        Asion was line
        مطود و داد و د گولای قوشم سود کرد و فود کرد در در داد در داد و داد و در داد در داد در داد و داد و در سود سود
        (1474 *2014),3,0,0,0,31 150,11,0,415
Fix (*1 7) 5
. = = 1 :
           -E-1 Dat 1,101 .H., 150, A$
. : : : - .
            je kau tagn jadu je
. 555
            THE RELIGIES HER SHORES
.500 /
.500 /
               Jar J.Jor ≖FND-mr
Meas 1-15⊣$
lodo.
1007
1--
           £L±£
               出:で多年前が心で多いで当代
. - - . .
               Catkl,Ontr=9HL B:t$k18,18];
15410
           END IF
.5933
           IF FWTest THEN Flag=1
15943
       YEKT K
15353
       Measi '-B⊝7")
1595J
15973
        IF Dat(3,Ont-5 THEN
15983
            18 Dat (3, Ent-4) THEN
               Found_bad: 'Q19","428","789",'(R49)")
1044)
17000
17010
               Subber=1
            ELSE
12020
                IF Dat(3, Ent-3) THEN
17030
                   Found_bad("$20")
17040
                   Subber=1
17050
               ELSE
17060
                   Found_bad("Q9","(P165)")
17070
                   Supper=1
12080
               END IF
17090
            END IF
1710) ELSE
[7][])
17][20
            IF Dar 3, Int-2: THEN
                IF Dat(3,Cht-1) THEN
                   Found_bad("Q19","(R48)")
17130
17140
                   Subber=1
12150
               ELSE
                   Found_bad("Q9","Q20","UR5","(R24)")
17160
12120
                   Subber=1
               END IF
17180
            END IF
17190
17200
        END IF
       IF Flag THEN P2_12
17210
17220
        IF Subber THEN Menu
17230
        RETURN
1.7240
17250 P2_1: |
17250 !
```

```
SER1±S 3+0100
   . . .
       O PROBET, 1
O POPEN AND CONTRACTOR OF CONTRA
                 الأرار فيست فشعا السا
                 .... +: ,Low,A$
                 00 THEN JACK 00 1911
            Take THEN Flag=1
                     .. .
- . .
                        or ~ Tagety
                          · THEY
                                  Take to see a 2.4 THEN
                                ್ರ ದರ್ವಶಕರ ಬಿ⊶ಾರ್. ೧೯೩೩ಈ೫೨೮೮
                                         .rs_5_5*s = 4341,19401,010R23)8,8(CR24)8)
                                         • • .
                          ** *** *** ***EN
```

```
Suppera.
              ELSE
Inneli
                  lF Car ∮,intel Thek
17790
                     Subber*1
17900
                     PR:NT _HH$ 12 : THETE .: H = HT.EU ...
 COMPARATOR DIREUITS
17910
                     三甲 [ 4] *
                     PRINT PRINT MUST PETURN TO THE MEDIC
17820
N THE TEST BERIES: 1
                     \exp\left(s_{k}\tau_{i}+s_{i}\right)\log\left(s_{i}+s_{i}\right)\log\left(s_{i}\right)
17830
17940
                     ARINTER 18 7.1
17850
                     PRINT STHERE IS A PROBLEM IN SEC DISSELED
GR CIRCUITS
17860
                     ₽₽: ₩*
                     PRINT PYDU MUST HETUMN
17870
                                                 N THE TEST SERIES: "
                     PRINT 121350,11243,4NC 1144.
17880
                     PRINTER 18 1
17990
12900
                     Soon
17910
                  ELSE
17920
                     Found_bad (134), list . Frs .
UR21";
17939
                     Subber=1
17940
                  END IF
17950
              END IF
17960
           END IF
17970 END IF
17980
      IF Flag THEN P2_1
       IF Subber THEN Menu
17990
18000 RETURN
18010
18020 P2_13: !
19030
18040
        ------
       P2-13 OUTPUT TEST
18050
                                          SEPIES 34.1
18060
13070
13080
       Dums (1)
18090
       Subber=0
13100
       Flag=Ü
18110 Find_it("R63R","BLACK PROBE(,2)
       Find_it("R48L","GREEN PROBE",1)
18120
       Find_it("R38L","YELLOW PROBE",3 : Stim("C2","D1","T1","E3","T4")
18130
18140
       Stim("66","77","152","329")
18150
18160
      Power_set(4,9,.1)
18170 Power_set(5,2,.1)
18180
        Power_set(6,1.3,.1)
18190 Fungen(0,"150")
```

```
. .
    .
    . .
. : -
. . .
. . .
.
    • • .
· • ·
----
. . . .
• .-
•
. . . .
٠...
. .
. . .
       • ...
--.
. - - -
. - -
. . -
. ---
. . .
. **.
          ***
. - - -
110-
          A graduate of the contraction
. 465
. . . . .
```

```
್ವಕ್ಷ್ಮಕ್ಕೆ ನಿಂದಿ ಗಳು ಈ ದಿನವರಿತ್ತರೆ.
ಪ್ರಸ್ತಿಕ ಪ್ರದೇಶದೆಲ್ಲಿಗಳು ಗಿನಗಿಕೊಳ್ಳಿದ್ದಿ ಕಟ್ಟಿಕಟ್ಟಿಕೆ ಕಟ್ಟಿಸಿಗಳು
- .
        5 - 5 - 1 1 1 1 1 5
                                                                                                                                                                                                                                                                                                                                   grand grand and the CA Times Albertage starts for
                                                                                                                                                                                                                                                                                                                          _ , ==
        . :
                                                                                                                                                                                                                                                                                                                                       intermeda Temp
  Teas -- -- -
        . - :
                                                                                                                                                                                                                                                                        = -
                                                                                                                                                                                                                                                                        ÷ :$== (2 / $ / 2)
        . : - .
    - =
                                                                                                                                                                                                                                                                        Car _ _ _ - = +_ = -: 1 .5 .5.
                                                                                                                                                   ______ = H__ d.*\
tiv______
- F./Test THEN F.eg*.
- S
        .
                                                                                                                                                       1911 e 194 en 195
             . . .
                                                                                                                                        Test Control of Contro
    . . .
          . - - .
          . - - .
      . - - :
                                                                                                                                                                                      i esperajoras mente i mente la po-
             ----
          , • • • .
                                                                                                                                                                                                       - - -
                                                                                                                                                                                                                        Carried State of the Control of the 
                       - -
                                                                                                                                                                                                                                                                    roundings and the same of the 
                            - - -
                                                                                                                                                                                                                                                                  10-56-6.
                            . . .
                          . .
                                                                                                                                                                                                                                                                          i e jar filoroski fektor
Lipar filoroski fektor
        . . .
                       - - .
                                                                                                                                                                                                                                                                                                                                                                                             round_tate with an armore with
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                → . :
                            . . .
                                                                                                                                                                                                                                                                                                                                                                                           ~u55€6*.
                                ٠.
                              . . -
                                                                                                                                                                                                                                                                                                                                         - 35
                                             . .
                                                                                                                                                                                                                                                                                                                                                                                             ್ ಾಗತ್ತಿನಿಕಿದ್ದ ೩೯೧ - ಕ್ಯಾನಿ
                                                                                                                                                                                                                                                                                                                                                                                               5.255.55.
                                       . .
                                                                                                                                                                                                                                                                                                                                                                                                               ---
                                                                                                                                                                                                                                                                                                                                                                                                                                                            155 - 1 • 1
                                                                                                                                                                                                                                                                                                                                                                                                                                             The property of the second section of the section
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        5.5 🖷 / 🕭
                                                                                                                                                                                                                                                                                                                                                                                                            - .
                                . .
                                                                                                                                                                                                                                                                                                                                                                                                                 and the second s
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            in the second control of the control
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 T.550
        . . .
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ing the state of t
```

```
. - . -
                            Bucceers.
. - . - .
                        ~ ·_ -
. . . . .
                 END :F
· • . • .
              E142 15
. . . . .
          ENC IF
LALLO ENGLISE
       IF Flag THEN FLUIS
CF Bubber THER Menu
1-240 RETURN
. 4 <u>.</u> F :
19151 81_37_79:
        ******************************
, + _ <del>_</del> <u>_</u> _ _
        P2-37 38 OUTPUT CIRCUIT TEST (SERIES 34030)
19301
19313
14321 Dums 1
[1333] subber=1
.≁3⇔0 f.ag=0
1939) Find_.. CRimin, HES PROBE ...
1-365
      - Fina_it | C3F | | BLACK PROBE | | 1
19370
       Find_:: P31L . GREEN PRUGE .1
1-381
       Find_:: PB3FP: YELLOW PROBE ::
[434]
       Find_: + GAUL . * CRANGE PROBE .3
17413 Stime 50 , 1771, 1521, 1229
. + 4 . . .
19420
       Power_set 4,9,.12
33433
       Power_set (5,2..1)
ر به شه ت
       Power_set'5,1.3,.1.
. •.5 j
       RESTORE 1949)
1463
       5474 340310,0.0.0.0.340320,0.0.0.34.330.0.0.0.44
*40,900,900,A19,81
        SHIA 349352012 77.406394250647,34036002000 0 44 3
1,1,1,1,1,540?dJ,,1,1,1,ex4.612
       SATH 340390,.1,1,618,897,3404.1,11.70.9087.417.89
14460
       547A 348413,12.28,13.46,415,647,343411.34.76.76. (414)64
14533 St:m::7241,1756
14513 FOR X±1 73 12
          READ Datil, Jetu, Hi, Low, H$, 8$
IF X=4 UR X=5 UR X+7 THET UHLU Meas H$, 8$
. •5___
. *F3.
           IF KET THEN LALL BYIM - TLA
1 45 40
15 mg
           IF X#5 THEN
1456)
              Co 0 .
19570
              3*1m1"-1561.
           ENC :F
1.4589
           IF X#9 THEN THEE LOT 13.3
135 × j
14500
           16 X=11 "HEN
14621
              Jc/"0491"
14621
              DISP TIMER HULD, PLEASE NA. 1
```

```
-----
                return veg volge veg veg
                 Lecade (8),
 . *5-
 . * * * . .
                Functer .....
                 1.000
 145 1.
                Togg.e -∢
 . - - - - -
                 ātim >-1e)), -j_4','-Re) , ⊥⊷F?
 . ** * /
 I.3F
             £145 .₽
             IF KHIL THEN SHELL SC MINNIM
 . . .
             16 km2 16 km7 faéty
 Stim HMBE , NEW
                Fir FNCsme.~.1.2.4,2at 2,26t
 . • <sup>-</sup> = .
etim - mad , -1241
            モニュモ
 i⊸~9∫
                I'M HAY DO KAR DO KAR THEY
 14743
                    8: *$=FND+$- 8"
 1.4833
                    Dar 2, Int #WHL 8:+$ 24,24
1441
                ELSE
                Dat 2.2nt ≢FN2-mr
ENC (F
_ +52.3
17545
             E . U : F
             IF FNTest THEN Flagel
IF rew OR Xen OR kill THEN IHLL Meas (-15H), - 6d$
1-95
1.446.
        NET X
178 3
        Togg.e -4,-5.-a
1-655,
        atimo(-32), -31, -71, -72, -24,
Brim (-36), (-77), (-182), (-32+);
UF Cari3,Cht-11: THEN
. *5 * ;
 19900
1991)
 14423
            OF Datis. Cht.49 THEN
1993
               Found_bad "wil . Wil . "wil"
. . . . . . .
                Found_bad in Ray in that in the Ass.
ر عبد
                Subber=1
1446
            EL 5E
. * * .
               mound_mam will will
. ***
               Subber=1
. . . .
            ENC IF
IJJJJ ELSE
            IF Dar 3, Dhr-1, THEN
التالانت
                IF Dates, Inter THEN
ريه لا د تم
                   Found_bad: (#11), (#12), (#15).
Found_bad: (R3) (, (R3)) (, (R3))
20033
23740
2005
                   subber=.
20060
                ELSE
20/20
                   Found_bad: "Q1_ '.
20080
                   pubber=1
_0090
               END IF
2 11 10
            ELSE
.01.0
               IF Dat 13 , Ent - 10 / THEN
23120
                   Found_bad 'Qli" -
```

```
subbene.
              ಕ್ರತಾದ
 of wat J.Integ (1964)
                     Found_bad (CR6), LH2h , Alb () Alb
                     Supper=1
 10131
                  ELEE
                     IF Dat 3, unt-7: THEN
 1.230
2.213
                        IF Dat 3, Ont-5 THEW
                           Found_bad [1.5], [2.4], [4:2], [4:4]
2022)
                           Supper=1
1:23.
                        ELBE
20243
                           20250
                           Subber=1
20250
                        ENU IF
20270
                    ELSE
20280
20290
20300
                        IF Dat'3,Cht-6: THEN
                           IF Datis, Intak THER
                              Found_bad("1213", 12.41, 1 #32").
274 -
29319
                              Subber≖l
20323
                           ELSE
20331
                              Found_tad ""12"
20345
                              Subber=1
20350
                           END IF
23350
                       ELBE
20370
                           IF Date 3, Cort-4 THEY
2,13,30
                              Found_bad " wid", " Py ", " -42
20390
                              Subber=1
20400
                           EL 5E
20413
                              IF Dat 3, Int-3 THEW
20429
                                 Found_bad 1_M51,1_W_E1, -_5
୍ର ବ୍ୟୁନ୍ତ ହେଉଁ
ر جمال 🛪
                                 bubber=:
21440
                              ELSE
2045)
                                 if was figure-1 -- -- --
20456
                                    Found_bad**1219*,*1917.
4011, " R411";
23470
                                    Subberei
20480
                                 ELSE
20490
                                    IF Dat 3, until THEN
20500
                                       Found_bad | 11sm. 1 4 mm
20510
                                       Supper=1
20520
                                    END IF
20530
                                 ENU IF
20540
                             END IF
20550
                          END IF
20500
                       END IF
20570
                    ENU IF
20590
                END IF
```

```
___: t :-
_ , = _ ,
         ±142 1€
. . . . . .
       ಪ್∾ಲ್ಟ್ ಚಿ
1.5...
       THEN PLACE THEN PLATERS
        IF Bubber THEN Menu
20630
20540 RETURN
27,659
ವಿಚಾದ∛ ೯.:p_+.op:
20675
20080
       FELIP FEUR DIRCULT TEST
- 36 - J
                                        - BERIES (140500)
20706
23710
2:729
       D: ms 1
_3230 F.ag*U
IJ240
      Subber≖0
20750
       Find_it: 'R5UR", 'RED PROBE',2:
20760
       Find_it/"R58R","BLACK PROBE!,1/
23770
       Find_it* R512*, */E223W PROBE*,1
       Find_itt"R57L","OFANGE PRUBET, 1
20780
23790
       Find_::: "R53L", "BLUE PRUBE",...
       Find_it:"R41H","GREEN PHOBE",1
Find_it "R35L","WHITE PROBE",1
29800
_5815
20820 Find_it* 'R36L',"PURPLE PROBE',3
       St:mC'02","D1","T1","B5","T4"
こじおきり
องหุลง Stimingen, กรีวิที่,กรีริวก, กับอัลก, กับปั
20850 Fower_set 4,4,.13
       DVs("28",1)
20860
20870 Power_set(6,1.3,.1)
20880 Oct:"1300";
20990 RESTORE 20890
20900 DATA 340510, 1, J,A19,B97,340520,25.35,21.15,A15,B97,3
⊶0530,22,1a,⊟19,897
20918 - DATA 348540,.77,.65,H17,828,540551...7,.64,H28,E23,54
Jack, 12, 1, H22, 820
20920 DATA 340570,.2,0,A21,B20,340580,.5.3..3.34.A22,B81.34
U5+U,30.9,25.2,A21,B97
20930 DATA 340600,.27,.63,A22,BY7,340610,.70,.61,A21,BY7
20940
       FUR X=1 TO 11
20450
           READ Dat(1,Ent:,H:,Low,A$,8$
20960
          Measins,8$)
20970
          IF X=3 THEN
20980
              Oct "UUUII" |
              DISP "TIMER HOLD, PLEASE WAIT.
20990
21000
              WALT 30
              DISP ""
21010
          END IF
21020
          IF X=4 THEN
21030
              Stim("E56","E57")
21040
21050
              Power_set(5,28,1)
```

```
£7€ . F
22 55 0
            THEM
21179
              Find_it "HERE", "GREEN WELEE"
21383
               Meas: "017", "018", '019", '047",
21,99
21139
           END IF
           IF X=10 THEN
               Togg.a:-10
21120
               5tim-"-Epo","-E57","756","157".
21130
           END IF
_ : : -0
           Dat 2, Int ) = FNDumn
21150
            IF FNTest THEN Flag=1
21164
           Meas: 1-18A$, 1-18B$
2:170
        MEKT K
21.30
        Togg: e (-4, -5, -0)
21130
        5tim("-C2","-D1","-T1","-83","-T4"
Stim("-G6","-T2","-152","-329","-229")
21200
21210
       Stim("-T56","-T52")
21220
21239 Meas("-D17","-D18","-D19","-097")
         IF Dat(3, Ent-11) THEN
 21241
            Found_bad("$18", 'OR7", "OR8", " - $42) " (
 21250
            Subber=1
 11250
 21270
         ELSE
            IF Dat(3,Ent-10) THÊN
 21280
               Found_bad("CP14")
 21290
                Subber=1
 21300
                GOTO 21380
 21310
            ELSE
 21320
                IF Dat (3, Ent-9) THEN
 21330
                   Found_bad("CR15","Gld","(R41)")
 21340
                   Subber=1
 21350
                   GOTO 21380
 21360
 21379
                ELSE
                    IF Wat 3, Ent-a THEN
 11330
                                                المحاصلين والمراجع المحاصلين والمراجع
                       Found_bad: "W21"." WE
 21390
                       Supper=1
 _1400
                    ELSE
  21410
                       IF Dat (3, Lnt-2) THEN
                           Found_bad("022", '(Ph3:", ". Wh ':", ":Pf8
 21420
  21430
 ·• j
                           Supper=1
  21440
                       ELDE
  21450
                           IF Dat (3, Ent-o) THEN
  21460
                              Found_bad: 1921", 10036
  21470
                               Subber=1
  21480
                           ELSE
  214+11
                               IF Datis, Ent-5 THEN
  21500
                                  Found_bad("WZZ",";###%)"
  21510
                                  Subber=1
  21520
                               ELDE
  21530
                                  IF Datis, unt-4 "HEH
  21540
```

```
__-ā-
                                 round_bad .... " ""
21560
                                 bubber#.
21578
                              ĒLĖĒ
21ភិមិប
                                  IF Datis, Lot-3 THEN
215+0
                                     Found_bad "www. or Gra
21500
21610
                                 モニコモ
                                     IF Dat 1. Int-1. THE'
21620
                                        Found_bad (LR1 " . " + fo
21630
21540
                                        Subber=1
21690
                                     ELDE
21000
                                         IF Cathid, Lott-1 THEM
21570
                                           Hownd_ ad LH.3 . H
35 (*)
21680
                                           bubber=1
21690
                                        END IF
21700
                                     END IF
21719
                                 E .D .-
21720
                              END IF
21730
                           END IF
21740
                        END IF
21750
                    END IF
21760
                 END IF
2177U
              END IF
21280
          END IF
21790 END IF
21800 IF Flag THEN Flip_Flop
21810 IF Subber THEN Menu
21820 RETURN
21830
21840 Which_one:
21850
21000
21: U
              WHICH OUTPUT FAILED
21880
21890
21900
      Right$=DUAL$(DUAL(UAL$(Hi),8),2
21910
       Right $= Right $ [19,32]
21920
      - Wrong $= DUAL $ ( DUAL ( UAL $ ) Dat ( 2 , 2 n + 1 , 3 , 2 )
21930
      -Wrong$=Wrong$[19,32]
21940
       RESTÜRE 21950
21950
       DATA P2-9, P2-10, P2-13, P2-12, P2-44, P2-33, P2-38
21960 READ Outputs$(*)
21970 FOR X=1 TO 13 STEP 2
           IF Wrong*(X,X) \rightarrow Right*(X,X) THEN
2...780
             Bad_out$=Outputs$((X+1)/2)
21990
22909
              PRINT "THE "; Bad_outs; " OUTPUT IS NO! WORKING"
             PRINT "PHUPERLY"
22010
```

```
WH." 1
3010 12363
المراكب المسالم
22353
         ENU !F
22940
22950 NEXT X
2_000 [F Bad_out$="P2=9" OR Bad_out$="P2=10" THEN 30 0 751;
10
22878 IF Bad_out $="P2-12" THEN GOTO T71018
22080 IF Bad_out $= 182-44" THEN 5010 133010
22040 IF Bad_out $="P2-13" THEN
          GOSUB U/_timer
_2100
          GUSUB P2_1
22110
          GOSUB Flip_flop
22120
          GUSU8 P2_13
22131
22140 END IF
22150 IF Bad_out$="P2-37" OR Bad_out$= 'P2-38" THEN
          GOSUB Ul_timer
22160
          GOSUB U3_timer
22170
         GOSUB P2_1
22180
          GOSUB P2_37_38
22190
22288 END 1F
22210 RETURN
22220
22230 Finished:
22240 LUAD "END_TEST"&System$
22250 END
```

The author of this thesis, Michael D. Fr Henton, was born or December 18. 1902 to Mr. and Mrs. Marvin D. Prikenton in Louisville, Mentucky. He attended Senera High school in Louisville and graduated in 1961 thom the advanced program. Mr. F ikenton then entened the university or Louisville Speed Scientific School in the Fall of 1961 and received a Bachelor of Science degree in May of 1966.

Mr. Pilkenton entered the Air Force RuTL program at the University of Louisville in the Spring of 1983 and was commissioned as a Second Lieutenant in the United States Air Force in March of 1986. He is also a member of the Institute of Electrical and Electronics Engineers and was elected to the Etu Kappa Nu and Tau Beta Pi honor societies.

Michael D. Pilkenton was married to Elizabeth R. Patterson on May 17, 1986 and received his Master of Engineering degree with specialization in Electrical Engineering from the University of Louisville Speed  $\sum_{i=1}^{n} f_i(x_i) f_i(x_i) = f_i(x_i) f_i(x_i) = f_i(x_i) f_i(x_i) = f_i(x_i) f_i(x_i) = f_i(x_i$ 

